

# Abdallah Tarek Abdelnaby Digital\_design Project 1: RISC-V Single cycle Processor

Reviewer: eng.sara

# The main block diagrams:



Test\_Beanch



### The building blocks of the design:

### Memories

Data\_memory: 32bit word addressable RAM

```
// 32bit word data memory
module ram (address, data in, data out, clk, we);
parameter length = 256;
parameter width = 32;
input clk,we;
input [width-1:0]address;
input [width-1:0]data in;
output [width-1:0]data out;
reg [width-1:0] mem [length-1:0];
wire [$clog2(length)-1:0]trunc add;
function [$clog2(length)-1:0] address trunc;
input [width-1:0]add;
address trunc = add;
endfunction
assign trunc add = address trunc (address);
assign data out = mem [trunc add];
always@(posedge clk)
begin
    if (we)
       mem [trunc_add] = data_in;
        mem [trunc add] = mem [trunc add];
end
endmodule
```

Instruction\_memory: 32bit Byte addressable ROM

```
module instruction_memory (address,data_out,clk);

parameter length = 256;
parameter width = 32;

input clk;
input [width-1:0] address;
output [width-1:0] data_out;
reg [width-1:0] mem [length-1:0];

assign data_out = mem [address>>2];

//$readmemh("inst.mem", mem);
endmodule
```

### Control unit

```
//supported instructions lw,sw,and,or,add,sup,addi,andi,ori,slt,jal,jalr,bne,beq
 module control unit (instr,zero,pc sel,result sel,mem write,alu sel,imm sel,reg write,alu control,jalr sel);
 localparam lw
                    = 7'b0000011;
                   = 7'b0100011;
 localparam sw
 localparam R_type = 7'b0110011;
 localparam I_type = 7'b0010011;
 localparam jal = 7'b1101111;
                   = 7'b1100011;
 localparam beq
 localparam jalr = 7'b1100111;
 input zero;
 input [31:0] instr;
 output reg_write,pc_sel,alu_sel,mem_write,jalr_sel;
 output reg [2:0] alu control;
 output [1:0] result sel,imm sel;
 wire branch, jump;
 wire [6:0] op code = instr [6:0];
 wire [2:0] func3 = instr [14:12];
 wire func7_5 = instr [30];
wire [1:0] alu_operation;
 reg [11:0] op;
 reg bne beq sel;
 assign reg_write = op [11];
 assign imm_sel = op [10:9];
 assign alu_sel = op [8];
 assign mem write = op [7];
 assign result_sel = op [6:5];
 assign branch = op [4];
 assign jump = op [3];
 assign alu_operation = op [2:1];
 assign jalr sel = op [0];
 assign pc_sel = (bne_beq_sel & branch) | jump;
 always@(op_code) //main decoder
begin
   case (op_code)
                  reg_write imm_sel alu_sel mem_write result_sel branch jump alu_operation jalr_sel
                                                                                                           1'b0};
                             2'b00,
                                                                          1'b0,
                                                                                   1'b0,
                                                             2'b01,
                                                                                            2'b00,
     lw: op =
                  {1'b1,
                                      1'b1,
                                                  1'b0,
                                                                                              2'b00,
                  {1'b0,
                             2'b01,
                                        1'b1,
                                                  1'b1,
                                                              2'b00,
                                                                                   1'b0,
                                                                                                            1'b0};
                                                                          1'b0,
     sw: op =
                {1'b0,
                             2'b10,
                                                              2'b00,
                                       1'b0,
                                                  1'b0,
                                                                          1'b1,
                                                                                   1'b0,
                                                                                              2'b01,
     beq: op =
                                                                                                            1'b01;
                             2'b11,
                                        1'b0,
                                                              2'b10,
                                                                                                            1'b0};
     jal: op =
                                                  1'b0,
                                                                           1'b0,
                                                                                   1'b1,
                                                                                              2'b00,
                                      1'b1,
1'b0,
                                                             2'b00,
                                                                          1'b0,
                                                  1'b0,
                                                                                   1'b0,
     I_{type}: op = {1'b1,}
                             2'b00,
                                                                                              2'b10,
                                                                                                            1'b01;
     R_type: op = {1'b1,
jalr: op = {1'b1,
                             2'b00,
                                                  1'b0,
                                                             2'b00,
                                                                          1'b0,
                                                                                   1'b0,
                                                                                              2'b10,
                                                                                                            1'b0};
                                      1'b1,
                                                            2'b10,
                            2'b00,
                                                1'b0,
                                                                        1'b0,
                                                                                 1'b1,
                                                                                            2'b00,
                                                                                                           1'b1};
     default : op = op;
     endcase
end
always@(*) //alu decoder
begin
   if (func3 == 3'b001)
       bne_beq_sel = ~zero;
   else
       bne_beq_sel = zero;
    alu_control = alu_control;
   if (alu_operation == 2'b0)
    alu control = 3'b000;
                              //add //lw,sw
    else if (alu_operation == 2'b01)
      alu_control = 3'b001; //sub
se //alu_operation = 2'b10
                                   //beq
    else
                                      //R type
   begin
       case (func3)
          begin
              if ({op code[5],func7 5} == 2'b11)
                  alu_control = 3'b001;
               else
                  alu control = 3'b000;
                                          ///add
                                        //set less than ///slt
       3'b010: alu_control = 3'b101;
       3'b110: alu_control = 3'b011;
3'b111: alu_control = 3'b010;
                                        ///or
                                         ///and
                  alu control = alu control;
       endcase
endmodule
```

### - Datapath components:

Regester\_file:

```
module reg_file (a1,a2,a3,wd3,rd1,rd2,clk,we3);
input clk,we3;
input [4:0] a1,a2,a3;
input [31:0] wd3;
output [31:0] rd1,rd2;

reg [31:0] mem [31:0];

assign rd1 = mem [a1];
assign rd2 = mem [a2];
assign mem[0] = 0;

always@(posedge clk)
    if (we3)
        mem [a3] <= wd3;
    else
        mem [a3] <= mem [a3];
endmodule</pre>
```

• 2\*1 MUX & 3\*1 MUX:

```
module mux2 (mux out,in0,in1,sel);
   output reg [31:0] mux out;
    input [31:0] in0,in1;
   input sel;
    assign mux out = sel ? in1 : in0;
endmodule
module mux3 (mux out,in0,in1,in2,sel);
    output reg [31:0] mux out;
    input [31:0] in0,in1,in2;
    input [1:0] sel;
   always@(*)
       case (sel)
       2'b00: mux out = in0;
       2'b01: mux out = in1;
       2'b10: mux out = in2;
       2'b11: mux out = 32'd0;
       endcase
endmodule
```

ALU:

```
module ALU (zero,ALUout,a,b,ALUControl);
    output reg zero;
    output reg signed [31:0] ALUout;
    input [2:0] ALUControl;
    input [31:0] a,b;
    always @(*)
    begin
        case (ALUControl)
        3'b010: ALUout = a & b; //bitwise and
        3'b011 : ALUout = a | b;
                                  //bitwise or 
//addition 
//subtraction
        3'b000: ALUout = a + b;
        3'b001: ALUout = a - b;
        3'b101 : ALUout = (a<b)? 1:0; //compare
        //5 : ALUout = \sim (a | b);
        default : ALUout = 0;
        endcase
        if (ALUout == 0)
            zero = 1;
        else
            zero = 0;
    end
endmodule
```

• Adder:

• Sign\_extend:

• PC flip flop:

```
module d_flip_flop (in,out,clk,reset);
input [31:0] in;
input clk,reset;
output reg [31:0] out;

always@(posedge clk)
    if (reset)
        out <= 0;
    else
        out <= in;
endmodule</pre>
```

### - Datapath:

```
module datapath (instr,
                   read data,
                   clk,
                   reset,
                   reg write,
                   pc sel,
                   alu sel,
                   alu_control,
                   result sel,
                   imm sel,
                   zero,
                   pc out,
                   alu result,
                   write data,
                   jalr sel);
 input [31:0] instr;
 input [31:0] read data;
  input clk,reset;
  input reg_write,pc_sel,alu_sel,jalr_sel;
  input [2:0] alu_control;
  input [1:0] result sel,imm sel;
 output zero;
 output [31:0] pc out;
 output [31:0] alu_result;
 output [31:0] write data;
                                                    //d_flip_flop (in,out,clk,reset)
 //mux2 (mux out,in0,in1,sel)
                                                     wire [31:0] pc;
 wire [31:0] pc_next,pc_target,pc_plus4;
                                                   =d_flip_flop fl(.in(pc_next),
 wire [31:0] pc or reg; //for jalr selection
                                                                  .out (pc),
mux2 pc_mux(.mux_out (pc_next),
                                                                  .clk(clk),
              .in0 (pc_plus4),
                                                                  .reset (reset));
              .in1 (pc or reg),
                                                     //full adder behave (f sum,a,b)
              .sel (pc sel));
                                                   \Boxfull_adder_behave add_plus_4(.f_sum (pc_plus4),
                                                                           .a (32'd4),
                                                                           .b (pc));
    wire [31:0] alu_res;
                                                    //reg_file (a1, a2, a3, wd3, rd1, rd2, clk, we3)
    //ALU (zero, ALUout, a, b, ALUControl)
                                                     wire [31:0] result, sourceA, reg2;
   ALU alu1(.zero (zero),
                                                   reg_file reg_file1(.a1 (instr[19:15]),
              .ALUout (alu res),
                                                                  .a2 (instr[24:20]),
              .a (sourceA),
                                                                   .a3 (instr[11:7]),
              .b (sourceB),
                                                                   .wd3 (result),
              .ALUControl (alu_control));
                                                                  .rd1 (sourceA),
                                                                   .rd2 (reg2),
    //mux2 (mux out,in0,in1,sel)
                                                                  .clk (clk),
   mux2 jalr mux(.mux out (pc or reg),
                                                                  .we3 (reg_write));
                 .in0 (pc_target),
                                                     wire [31:0] immout;
                 .in1 (alu_res),
                 .sel (jalr_sel));
                                                     //sign extend (in,out,sel)
                                                   sign_extend extend(.in (instr[31:7]),
                                                                       .out (immout),
    //mux3 (mux out,in0,in1,in2,sel)
                                                                       .sel (imm sel));
   mux3 result_mux(.mux_out (result),
                     .in0 (alu res),
                                                    //full adder behave (f sum,a,b)
                     .in1 (read data),
                                                   full_adder_behave add_imm(.f_sum (pc_target),
                     .in2 (pc_plus4),
                                                                           .a (immout),
                     .sel (result_sel));
                                                                           .b (pc));
    //output assignment
                                                    wire [31:0] sourceB;
    assign pc out = pc;
                                                     //mux2 (mux out,in0,in1,sel)
    assign alu result = alu res;
                                                   mux2 reg_out_mux(.mux_out (sourceB),
                                                                     .in0 (reg2),
    assign write data = reg2;
                                                                     .in1 (immout)
                                                                     .sel (alu sel));
    endmodule
```

### Top module:

```
module top module (clk,reset,instr,read data,
                     pc out,write en,write data,alu result);
 input clk,reset;
 input [31:0] instr,read data;
 output [31:0] alu result,write data,pc out;
 output write en;
//control unit (instr,zero,pc sel,result sel,mem write,
                  alu sel, imm sel, reg write, alu control, jalr sel)
 wire zero,pc sel,alu sel,reg write,jalr sel;
 wire [1:0] result sel,imm sel;
 wire [2:0] alu control;
control unit cl(.instr(instr),
                  .zero(zero),
                  .pc sel(pc sel),
                  .result sel(result sel),
                  .mem write (write en),
                  .alu sel(alu sel),
                  .imm sel(imm sel),
                  .reg write(reg write),
                  .alu control(alu control),
                  .jalr sel(jalr sel));
//datapath (instr,read data,clk,reset,reg_write,pc_sel,
//
             alu sel, alu control, result sel, imm sel, zero,
L//
              pc out, alu result, write data, jalr sel)
\blacksquaredatapath dl(.instr(instr),
              .read data (read data),
              .clk(clk),
              .reset(reset),
              .reg write (reg write),
              .pc sel(pc sel),
              .alu_sel(alu_sel),
              .alu control(alu control),
              .result sel(result sel),
              .imm sel(imm sel),
              .zero(zero),
              .pc_out(pc_out),
              .alu result(alu result),
              .write data(write data),
              .jalr sel(jalr sel));
 endmodule
```

### Test\_bench:

```
module top tb ();
localparam t = 20;
reg clk,reset,ram load en;
reg [31:0] ram load address, ram load data in;
wire [31:0] instr,pc out,write data,alu result;
wire [31:0] ram data, read data;
reg [31:0] ram add;
wire write en,load ram en;
//top module (clk,reset,instr,read data,pc out,write en,write data,alu result);
top module t1(.clk(clk),
              .reset (reset),
              .instr(instr),
              .read data (read data),
               .pc out (pc out) ,
               .write_en(write_en),
               .write data(write data),
               .alu result(alu result));
//instruction memory (address, data out, clk);
instruction memory instruct(.address (pc out),
                       .data out (instr),
                       .clk (clk));
assign load ram en = ram load en | write en;
assign ram data = ram load en ? ram load address : write data;
assign ram add = ram load en ? ram load data in : alu result;
//ram (address, data in, data out, clk, we);
ram data mem(.address(ram add),
              .data_in(ram_data),
              .data out (read data),
              .clk(clk),
              .we(load ram en));
initial
begin
    clk = 0;
    forever \#(t/2) clk = \simclk;
-end
```

```
initial
begin
     reset = 1;
     ram load en = 0;
     #t
     reset = 0;
                ///wait for the program to finish
     ram add = 32'h60; #t
     if (read_data == 32'h7)
     begin
             $display ("success in add 0x60");
             ram add = 32'h64; #t
             if (read data == 32'h19)
             begin
                 $display ("success in add 0x64");
                 ram add = 32'h2; #t
                 if (read data == 32'h7)
                 begin
                     $display ("success in add 0x2");
                     ram add = 32'hf; #t
                     if (read data != 32'h44)
                         begin
                              $display ("success jalr jumping");
                             ram add = 32'h14;#t
                              if (read data == 32'h68)
                                  $display ("success in add 0x14");
                              else
                                  $display ("failure in add 0x64");
                         end
                     else
                         $display ("failure jalr jumping");
                 end
                 else
                     $display ("failure in add 0x2");
             end
             else
                 $display ("failure in add 0x64");
     end
     else
         $display ("failure in 0x60");
     $stop;
 endmodule
```

## The program loaded in the instruction memory:

main: addi x2, x0, 5 # x2 = 5 (0) 0x00500113 addi x3, x0, 12 # x3 = 12 (4) 0x00C00193 addi x7, x3, -9 # x7 = (12 - 9) = 3 (8) 0xFF718393 or x4, x7, x2 # x4 = (3 OR 5) = 7 (C) 0x0023E233 and x5, x3, x4 # x5 = (12 AND 7) = 4 (10) 0x0041F2B3 add x5, x5, x4 # x5 = 4 + 7 = 11 (14) 0x004282B3beg x5, x7, end # shouldn't be taken (18) 0x02728863 slt x4, x3, x4 # x4 = (12 < 7) = 0 (1C) 0x0041A233 beq x4, x0, around # should be taken (20) 0x00020463 addi x5, x0, 0 # shouldn't execute (24) 0x00000293 around: slt x4, x7, x2 # x4 = (3 < 5) = 1 (28) 0x0023A233 add x7, x4, x5 # x7 = (1 + 11) = 12 (2C) 0x005203B3sub x7, x7, x2 # x7 = (12 - 5) = 7 (30) 0x402383B3 sw x7, 84(x3) # [96] = 7 (34) 0x0471AA23 $|w \times 2, 96(x0) \# x2 = [96] = 7 (38) 0x06002103$ add x9, x2, x5 # x9 = (7 + 11) = 18 (3C) 0x005104B3 jal x3, end # jump to end, x3 = 0x44 (40) 0x008001EFaddi x2, x0, 1 # shouldn't execute (44) 0x00100113 end: add x2, x2, x9 # x2 = (7 + 18) = 25 (48) 0x00910133 sw x2, 0x20(x3) # [100] = 25 (4c) 0x0221A023

bne x7,x5,test\_bne # should be taken (50) 0x00539463

done: beq x2, x2, done # infinite loop (54) 0x00210063

test\_bne: sw x7, 2(x0) # [2] = 7 (58) 0x00702123

addi x11, x0, 8 # x11 = 8 (5c) 0x00800593

sw x11, 15(x0) # [15] = 8 (60) 0x00B027A3

my\_place: jalr x7, x11, my\_place #(64) 0x060583E7

sw x3, 15(x0) # [15] != 0x44 (68) 0x003027A3


test\_jlr: sw x7, 20(x0) # [20] = 0x68 (6c) 0x00702A23

bne x7,x5,done # should be taken (70) 0xFE5394E3

# The machine code loaded in the instruction memory:



### The result from test bench:



```
VSIM 13> run -all
# GetModuleFileName: The specified module could not be found.
#
# success in add 0x60
# success in add 0x64
# success in add 0x2
# success jalr jumping
# success in add 0x14
# ** Note: $stop : F:/ITI/RISC-V/top_tb.v(83)
# Time: 720 ps Iteration: 0 Instance: /top_tb
# Break in Module top tb at F:/ITI/RISC-V/top tb.v line 83
```

### **Comments:**

It stored in the address 0x60 (0d96) 0x7 which is the value of 0x7 register in the register file which verify the following instructions (as 0x7 can't have 0x7 value] unless the success of the instructions):

Sw, add, sub, beq, slt, addi, or, and.

It stored in the address 0x64 (0d100) 0x19 (0d25) which is the value of 0x2 register in the register file which verify the following instructions (as 0x2 can't have 0x19 (0d25) value unless the success of the instructions):

lw, jal.

- It stored in the address 0x2 (0d2) 0x7 (0d7) which is the value of 0x7 register in the register file which verify the following instructions (as this instruction won't be executed if it wasn't for bne (bnq jumped is infinite loop)):

bne.

- It didn't store in the address 0x3 (0d3) 0x44 (0d68) which is the value of 0x3 register in the register file which verify the jumping part of the following instructions (as this instruction jumps the sw instruction successfully):

jalr.

It didn't store in the address 0x14 (0d20) 0x68 (0d104) which is the value of 0x7 register in the register file which verify the storing of the return (pc+4) part of the following instructions (as this instruction stores the next instruction address (pc+4) in the 0x7 (destination register) successfully): jalr.

# reg\_file

0000001f xxxxxxx 0000001e xxxxxxx 00000014 Ixxxxxxxx 0000001c xxxxxxxx 0000001b XXXXXXXX 0000001a xxxxxxx 00000019 xxxxxxx 00000018 xxxxxxxx 00000017 XXXXXXXX 00000016 IXXXXXXXX 00000015 xxxxxxx 00000014 XXXXXXXX xxxxxxx 00000013 00000012 xxxxxxxx 00000011 xxxxxxxx 00000010 XXXXXXXX 0000000f XXXXXXXX 0000000e xxxxxxxx D000000d xxxxxxxx 00000000 XXXXXXXX d000000b 00000008 0000000a xxxxxxx 00000009 00000012 80000000 xxxxxxxx 00000007 000000068 00000006 xxxxxxx 00000005 00000000ь 00000004 00000001 00000003 00000044 00000002 000000019 00000001 xxxxxxxx 00000000 100000000