



1. Snippets from the waveforms captured from Questa Sim:




2. Synthesis and elaboration snippets for each encoding:

Gray:

Schematic after elaboration:






Message tab after elaboration:




Schematic after synthesis:




Message tab after synthesis:




The report showing encoding used:




Utilization report:



Timing report:




The critical path highlighted in the schematic:



B. One hot:


Schematic after elaboration:




Message tab after elaboration:



Schematic after synthesis:







Message tab after synthesis:



The report showing encoding used:




Utilization report:



Timing report:





The critical path highlighted in the schematic:



C. Sequential:

Schematic after elaboration:







Message tab after elaboration:



Schematic after synthesis:






Message tab after synthesis:



The report showing encoding used:

```
.00 | INFO: [Synth 8-5544] ROM "RD ADDR OR DATA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
    INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
.02
.03
                                                    New Encoding |
                                                                                   Previous Encoding
                       State |
.04
05
                        IDLE |
                                                             000 L
                                                                                                 000
0.6
                     CHK CMD I
                                                             001 1
                                                                                                 001
                    READ ADD |
.07
.08
                   READ_DATA |
                                                             011 |
                                                                                                 100
.09
                                                             100 |
                       WRITE I
                                                                                                 010
.10
11
    INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'SPI_slave'
12
    Finished RTL Optimization Phase 2: Time (s): cpu = 00:00:39; elapsed = 00:00:42. Memory (MB): peak = 759.789; gain = 503.004
15
```


Utilization report after synthesis:



Timing report after synthesis:




The critical path highlighted in the schematic:




3. Implementation snippets for each encoding:

A. Gray code:

FPGA device:




Utilization report after implementation:




Timing report after implementation:




B. One hot: FPGA device:




Utilization report after implementation:




Timing report after implementation:




C. Sequential: FPGA device:



Utilization report after implementation:




Timing report after implementation:



4. Choosing the encoding based on the best timing report that gives the highest setup/hold slack after implementation to operate at the highest frequency possible:

Sequential gives the best timing report as it has the largest Worst Hold Slack.

5. Generation of bitstream file:



6. Exporting netlist:

