Top module:

```
import uvm_pkg :: *;
import FIFO_test_pkg::*;
import FIFO_env_pkg::*;
import FIFO_driver_pkg :: *;
import FIFO config pkg :: *;
`include "uvm_macros.svh"
`include "FIFO.sv"
module top ();
bit clk;
initial begin
forever begin
#1 clk =~ clk ;
end
FIFO_interface FIFO_if (clk);
FIFO dut (FIFO_if.DUT);
//bind FIFO test FIFO_assertions assert_inst (FIFO_if) ;//
initial begin
uvm_config_db # (virtual FIFO_interface) :: set (null , "uvm_test_top" , "FIFO_if"
, FIFO if);
run_test("FIFO_test");
end
endmodule
FIFO interface:
interface FIFO_interface (clk);
parameter FIFO WIDTH = 16;
parameter FIFO_DEPTH = 8;
localparam max fifo addr = $clog2(FIFO DEPTH);//put the local param before the signals
input bit clk;
logic [FIFO WIDTH-1:0] data in;
logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
```

```
modport DUT (
input data_in , rst_n, wr_en, rd_en , clk,
output data_out ,wr_ack, overflow , full, empty, almostfull, almostempty, underflow
);
endinterface //FIFO interface (clk)
FIFO design code with fixed bugs:
// Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
// Description: FIFO Design
module FIFO (FIFO interface.DUT FIFO if);
 // Memory declaration
 reg [FIFO if.FIFO WIDTH-1:0] mem [FIFO if.FIFO DEPTH-1:0];
 reg [FIFO if.max fifo addr-1:0] wr ptr, rd ptr;
 reg [FIFO if.max fifo addr:0] count;
 // Write Logic
 always @(posedge FIFO if.clk or negedge FIFO if.rst n) begin
   if (!FIFO if.rst n) begin
     wr ptr <= 0;
     FIFO if.wr ack <= 0; // Reset ack signal
   end else begin
     if (FIFO if.wr en && !FIFO if.full) begin
      mem[wr ptr] <= FIFO if.data in;</pre>
```

FIFO_if.wr_ack <= 1;
wr ptr <= wr ptr + 1;</pre>

FIFO if.wr ack <= 0;

FIFO if.overflow <= 1;</pre>

FIFO if.overflow <= 0;</pre>

if (FIFO if.full && FIFO if.wr en)

always @(posedge FIFO if.clk or negedge FIFO if.rst n) begin

end else begin

else

end

// Read Logic

end

```
if (!FIFO_if.rst_n) begin
      rd ptr <= 0:
   end else begin
      if (FIFO if.rd en && !FIFO if.empty) begin
        FIFO if.data out <= mem[rd ptr];</pre>
       rd_ptr <= rd_ptr + 1;
     end
   end
 end
  // Count Logic
 always @(posedge FIFO if.clk or negedge FIFO if.rst n) begin
    if (!FIFO if.rst n) begin
      count <= 0;
    end else begin
      if (FIFO if.wr en && !FIFO if.full && !FIFO if.rd en)
        count <= count + 1; // Increment count on write</pre>
      else if (FIFO_if.rd_en && !FIFO_if.empty && !FIFO_if.wr_en)
        count <= count - 1; // Decrement count on read</pre>
   end
 end
 // Status Flags Logic (Combinational)
 always @(*) begin
    FIFO if.full = (count == FIFO if.FIFO DEPTH);
    FIFO if.empty = (count == 0);
    FIFO if.underflow = (FIFO if.empty && FIFO if.rd en);
    FIFO if.almostfull = (count == FIFO if.FIFO DEPTH - 1);
   FIFO if.almostempty = (count == 1);
   // Overflow condition is already handled in the write logic.
 end
assert property (@(posedge FIFO if.clk) (count == FIFO if.FIFO DEPTH) |-> FIFO if.full
);
assert property (@(posedge FIFO_if.clk) (count == 0) |-> FIFO_if.empty );
assert property (@(posedge FIFO_if.clk) (count == FIFO_if.FIFO DEPTH-1) |->
FIFO if.almostfull );
assert property (@(posedge FIFO_if.clk) (count == 1) |-> FIFO_if.almostempty );
assert property (@(posedge FIFO if.clk) (FIFO if.empty && FIFO if.rd en) |->
FIFO if.underflow);
assert property (@(posedge FIFO_if.clk) (FIFO_if.full && FIFO_if.wr_en) |=>
FIFO if.overflow);
cover property (@(posedge FIFO_if.clk) (count == FIFO_if.FIFO_DEPTH) |->
FIFO if.full );
cover property (@(posedge FIFO_if.clk) (count == 0) |-> FIFO_if.empty );
cover property (@(posedge FIFO_if.clk) (count == FIFO_if.FIFO_DEPTH-1) |->
```

```
FIFO if.almostfull );
cover property (@(posedge FIFO if.clk) (count == 1) |-> FIFO if.almostempty );
cover property (@(posedge FIFO if.clk) (FIFO if.empty && FIFO if.rd en) |->
FIFO if.underflow);
cover property (@(posedge FIFO_if.clk) (FIFO_if.full && FIFO_if.wr_en) |=>
FIFO if.overflow);
endmodule
FIFO test:
package FIFO test pkg;
import uvm pkg::*;
import FIFO driver pkg::*;
import FIFO monitor pkg::*;
import FIFO agent pkg::*;
import FIFO env pkg::*;
import FIFO sequence item pkg ::*;
import FIFO reset sequence pkg ::*;
import FIFO write only seq pkg ::*;
import FIFO read only seq pkg ::*;
import FIFO read write seq pkg ::*;
import FIFO config pkg::*;
`include "uvm macros.svh"
class FIFO test extends uvm test;
`uvm component utils(FIFO test)
FIFO env env ;
FIFO config obj FIFO cfg;
virtual FIFO interface FIFO if ;
FIFO_reset_sequence rst_seq ;
FIFO write only seg write seg ;
FIFO read only seg read seg;
FIFO read write seg rd wrt seg ;
function new(string name = "FIFO test" , uvm component parent = null);
super.new(name,parent);
endfunction //new()
function void build phase (uvm phase phase);
super.build phase(phase);
env = FIFO env :: type id :: create("env",this);
FIFO cfg = FIFO config obj :: type id::create("FIFO cfg",this);
rst seg = FIFO reset sequence:: type id::create("rst seg ",this);
write seg = FIFO write only seg :: type id::create("write seg ",this);
read seg = FIFO read only seg :: type id::create("read seg ",this);
```

```
rd_wrt_seq = FIFO_read_write_seq :: type_id::create("rd_wrt_seq",this);
if (!uvm_config_db #( virtual FIFO_interface) :: get
(this, "", "FIFO if", FIFO cfg.FIFO if)) begin
`uvm fatal ("build phase", "unable to get the virtual interface of FIFO from the
config db");
end
uvm_config_db #(FIFO_config_obj) :: set (this,"*","CFG",FIFO_cfg);
endfunction
task run phase ( uvm phase phase);
super.run_phase(phase);
phase.raise objection(this);
rst_seq.start(env.agent.sqr);
write_seq.start(env.agent.sqr);
read seq.start(env.agent.sqr);
rd_wrt_seq.start(env.agent.sqr);
phase.drop objection(this);
endtask
endclass //FIFO test extends uvm test
endpackage
FIFO reset sequence:
package FIFO_reset_sequence_pkg ;
import uvm pkg :: * ;
import FIFO sequence item pkg ::*;
`include "uvm macros.svh"
class FIFO reset sequence extends uvm sequence #(FIFO sequence item);
`uvm_object_utils(FIFO reset sequence)
FIFO sequence item FIFO item ;
function new(string name = "FIFO reset sequence ");
super.new(name);
endfunction //new()
task body;
FIFO item = FIFO sequence item :: type id ::create ("FIFO item");
start item(FIFO item);
FIFO item.rst n = 0;
FIFO item.data in = 0;
FIFO item.wr en = 0;
```

```
FIFO_item.rd_en = 0 ;
FIFO_item.full = 0 ;
FIFO_item.empty = 1;
FIFO item.almostfull = 0;
FIFO item.almostempty = 0 ;
FIFO_item.underflow = 0 ;
FIFO item.overflow = 0 ;
FIFO_item.wr_ack = 0 ;
finish item(FIFO item);
endtask
endclass //FIFO reset sequence extends superClass
endpackage
FIFO write_only_sequence:
package FIFO_write_only_seq_pkg ;
import uvm pkg :: *;
import FIFO sequence item pkg ::*;
`include "uvm macros.svh"
class FIFO write only seq extends uvm sequence #(FIFO sequence item);
`uvm object utils(FIFO write only seq)
FIFO sequence item FIFO item ;
function new (string name = "FIFO write only seq");
super.new(name);
endfunction //new()
task body;
repeat (10000) begin
FIFO item = FIFO sequence item :: type id ::create ("FIFO item");
start item(FIFO item);
FIFO_item.wr_en.rand_mode(0);
FIFO item.rd en.rand mode(0);
FIFO item.wr en = 1 ;
FIFO item.rd en = 0;
assert( FIFO_item.randomize()) ;
finish item(FIFO item);
end
endtask
```

```
endclass //FIFO_main_sequence extends superClass
endpackage
```

FIFO_read_only_sequence:

```
package FIFO read only seq pkg ;
import uvm pkg :: *;
import FIFO_sequence_item_pkg ::*;
`include "uvm macros.svh"
class FIFO read only seq extends uvm sequence #(FIFO sequence item);
`uvm object utils(FIFO read only seq)
FIFO sequence item FIFO item ;
function new (string name = "FIFO read only seq");
super.new(name);
endfunction //new()
task body;
repeat (10000) begin
FIFO_item = FIFO_sequence_item :: type_id ::create ("FIFO_item");
start item(FIFO item);
FIFO item.wr en.rand mode(0);
FIFO item.rd en.rand mode(0);
FIFO item.wr en = 0;
FIFO item.rd en = 1;
assert(FIFO item.randomize());
finish item(FIFO item);
end
endtask
endclass //FIFO main sequence extends superClass
endpackage
```

FIFO_read_write_sequence:

```
package FIFO_read_write_seq_pkg ;
import uvm_pkg :: * ;
import FIFO_sequence_item_pkg ::*;
`include "uvm_macros.svh"

class FIFO_read_write_seq extends uvm_sequence #(FIFO_sequence_item);
`uvm_object_utils(FIFO_read_write_seq)
FIFO_sequence_item FIFO_item ;
```

```
function new (string name = "FIFO_read_write_seq");
super.new(name);
endfunction //new()
task body;
repeat (10000) begin
FIFO_item = FIFO_sequence_item :: type_id ::create ("FIFO_item");
start item(FIFO item);
assert(FIFO_item.randomize());
finish_item(FIFO_item);
end
endtask
endclass //FIFO_main_sequence extends superClass
endpackage
FIFO env:
package FIFO env pkg;
import uvm pkg :: *;
import FIFO driver pkg :: * ;
import FIFO config pkg :: * ;
import FIFO scoreboard pkg :: * ;
import FIFO coverage pkg :: * ;
import FIFO agent pkg :: * ;
`include "uvm macros.svh"
class FIFO env extends uvm_env;
`uvm component utils(FIFO env)
FIFO_agent agent ;
FIFO scoreboard scoreboard;
FIFO cvrg coverage;
function new(string name = "FIFO env" , uvm component parent = null);
super.new(name,parent);
endfunction //new()
function void build phase (uvm phase phase);
super.build phase(phase);
agent = FIFO agent :: type id::create ("agent",this);
scoreboard = FIFO scoreboard :: type id ::create ("scoreboard",this);
coverage = FIFO cvrg :: type id::create ("coverage",this);
endfunction
function void connect_phase (uvm_phase phase);
agent.agt_ap.connect(scoreboard.sb_export);
agent.agt ap.connect(coverage.cov export);
```

```
endfunction
endclass //FIFO_env extends uvm_env
endpackage
```

FIFO scoreboard:

```
package FIFO scoreboard pkg ;
import uvm pkg :: * ;
`include "uvm macros.svh"
import FIFO driver pkg ::* ;
import FIFO config pkg :: *;
import FIFO sequencer pkg::*;
import FIFO monitor pkg ::*;
import FIFO_sequence_item_pkg::*;
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
class FIFO scoreboard extends uvm scoreboard;
`uvm component utils(FIFO scoreboard)
uvm analysis export #(FIFO sequence item ) sb export ;
uvm tlm analysis fifo #(FIFO sequence item ) sb fifo ;
FIFO sequence item seq item sb ;
localparam max fifo addr = $clog2(FIFO DEPTH);//put the local param before the signals
logic [FIFO WIDTH-1:0] out ref;
logic [FIFO WIDTH-1:0] data_out ;
int error count = 0;
int correct count = 0;
function new ( string name = "FIFO scoreboard" , uvm component parent = null );
super.new(name,parent);
endfunction
function void build phase (uvm phase phase);
super.build phase(phase);
sb_export = new(" sb_export",this);
sb fifo = new ( "sb fifo ",this);
endfunction
function void connect phase (uvm phase phase);
super.connect phase(phase);
sb export.connect(sb fifo.analysis export);
endfunction
```

```
task run_phase (uvm_phase phase);
super.run_phase(phase);
forever begin
sb fifo.get(seq item sb);
ref model(seg item sb);
`uvm error ("run phase","error");
error count ++ ;
end else begin
`uvm_info ("run_phase" , "correct", UVM_MEDIUM );
correct count ++;
end
end
endtask
task ref_model (FIFO_sequence_item out_calculated);
// Static variables to simulate FIFO memory and pointers
static bit [FIFO WIDTH-1:0] fifo memory[FIFO DEPTH-1:0]; // FIFO storage
static int write_pointer = 0; // Pointer for writing data
static int read_pointer = 0; // Pointer for reading data
out calculated = new ();
// Initialize out_ref based on FIFO state
if (out calculated.wr en && !((write pointer + 1) %
out calculated.FIFO DEPTH == read pointer)) begin
// If write enable is high and FIFO is not full, write data
fifo memory[write pointer] = out calculated.data in ; // Write data into memory
write_pointer = (write_pointer + 1) % out_calculated.FIFO_DEPTH; // Move write pointer
forward
end
if (out_calculated.rd_en && (read_pointer != write_pointer)) begin
// If read enable is high and FIFO is not empty, read data
out_ref = fifo_memory[read_pointer]; // Set expected output data from read pointer
read pointer = (read pointer + 1) % out calculated.FIFO DEPTH ; // Move read pointer
forward
end else if (!out calculated.rd en ) begin
// If no read operation, maintain current expected output
out_ref = fifo_memory[read_pointer]; // Keep the same expected output if no read
occurs
end
endtask
function void report phase (uvm phase phase);
super.report_phase(phase);
`uvm_info ("report_phase" , $sformatf("number of correct = %0d",correct_count),
UVM MEDIUM );
```

```
`uvm_info ("report_phase" , $sformatf("number of errors = %0d",error_count),
UVM_MEDIUM );
endfunction
endclass
endpackage
```

FIFO_coverage:

```
package FIFO coverage pkg;
import uvm pkg :: *;
`include "uvm macros.svh"
import FIFO driver pkg ::* ;
import FIFO config pkg :: *;
import FIFO sequencer pkg::*;
import FIFO monitor pkg ::*;
import FIFO sequence item pkg::*;
class FIFO cvrg extends uvm component;
`uvm component utils(FIFO cvrg)
uvm_analysis_export #(FIFO_sequence_item ) cov_export ;
uvm tlm analysis fifo #(FIFO sequence item ) cov fifo ;
FIFO sequence item seq item cov ;
covergroup FIFO cover;
write : coverpoint seq item cov.wr en ;
read : coverpoint seq item cov.rd en ;
full : coverpoint seq item cov.full ;
almostfull : coverpoint seq item cov.almostfull ;
empty : coverpoint seg item cov.empty ;
almostempty : coverpoint seq_item_cov.almostempty ;
overflow : coverpoint seq_item cov.overflow ;
underflow : coverpoint seg item cov.underflow ;
wr_ack : coverpoint seq_item_cov.wr_ack ;
a0: cross write , full ;
a1: cross write , almostfull ;
a2: cross write , wr_ack ;
a4: cross write , overflow ;
b0: cross read , empty ;
b1: cross read , almostempty ;
b2: cross read , underflow ;
endgroup
function new ( string name = "FIFO_cvrg" , uvm_component parent = null );
super.new (name,parent);
```

```
FIFO_cover = new();
endfunction
function void build_phase (uvm_phase phase);
super.build phase(phase);
cov_export = new(" cov_export",this);
cov_fifo = new ( "cov_fifo ",this);
endfunction
function void connect_phase (uvm_phase phase);
super.connect_phase(phase);
cov export.connect(cov fifo.analysis export);
endfunction
task run phase (uvm_phase phase);
super.run_phase(phase);
forever begin
cov_fifo.get(seq_item_cov);
FIFO cover.sample();
end
endtask
endclass //FIFO_cvrg extends superClass
endpackage
FIFO_agent:
package FIFO agent pkg;
import uvm pkg :: *;
import FIFO driver pkg :: * ;
import FIFO_config_pkg :: * ;
import FIFO sequencer_pkg :: * ;
import FIFO monitor pkg :: * ;
import FIFO_sequence_item_pkg ::*;
`include "uvm macros.svh"
class FIFO agent extends uvm agent;
`uvm component utils(FIFO agent);
FIFO sequencer sqr;
FIFO driver drv;
FIFO monitor mon ;
FIFO config obj cfg;
uvm analysis port #(FIFO sequence item) agt ap ;
```

function new(string name = "FIFO agent " , uvm component parent = null);

```
super.new(name , parent);
endfunction //new()
function void build_phase ( uvm_phase phase );
super.build phase(phase);
if (! uvm_config_db #(FIFO_config_obj) :: get (this,"","CFG", cfg ))    begin
`uvm fatal ("build phase", "unable to get the virtual interface of FIFO from the
config_db");
end
sqr = FIFO_sequencer :: type_id ::create ("sqr",this);
drv = FIFO_driver :: type_id ::create ("drv",this);
mon = FIFO_monitor :: type_id ::create ("mon",this);
agt_ap = new("agt_ap" , this);
endfunction
function void connect_phase (uvm_phase phase);
drv.FIFO if = cfg.FIFO if ;
mon.FIFO_if = cfg.FIFO_if ;
drv.seq_item_port.connect(sqr.seq_item_export);
mon.mon_ap.connect (agt_ap);
endfunction
endclass //FIFO_agent extends uvm_agent
endpackage
FIFO driver:
package FIFO driver pkg;
import uvm pkg :: *;
import FIFO_config_pkg :: * ;
import FIFO sequence item pkg ::*;
`include "uvm macros.svh"
class FIFO driver extends uvm driver #(FIFO sequence item);
`uvm component utils(FIFO driver)
virtual FIFO interface FIFO if;
FIFO sequence item FIFO item stim ;
function new(string name = "FIFO driver" , uvm component parent = null);
super.new(name,parent);
endfunction //new()
task run phase (uvm phase phase);
super.run phase(phase);
```

```
forever begin
FIFO_item_stim = FIFO_sequence_item :: type_id ::create ("FIFO_item_stim");
seq_item_port.get_next_item(FIFO_item_stim);
FIFO item stim.clk = FIFO if.clk;
FIFO_if.data_in = FIFO_item_stim.data_in ;
FIFO if.wr en = FIFO item stim.wr en ;
FIFO_if.rd_en = FIFO_item_stim.rd_en ;
FIFO if.rst n = FIFO item stim.rst n ;
@(negedge FIFO_if.clk);
seq_item_port.item_done();
`uvm info ("run phase", FIFO item stim.convert2string stimulus(),UVM MEDIUM);
end
endtask
endclass //className extends superClass
endpackage
FIFO monitor:
package FIFO monitor pkg ;
import uvm pkg :: *;
import FIFO sequence item pkg ::*;
`include "uvm macros.svh"
class FIFO monitor extends uvm monitor;
`uvm component utils(FIFO monitor);
virtual FIFO interface FIFO if ;
FIFO_sequence_item FIFO_item_rsp ;
uvm analysis port #(FIFO sequence item) mon ap ;
function new(string name = "FIFO monitor " , uvm component parent = null);
super.new(name , parent);
endfunction //new()
function void build phase (uvm phase phase);
super.build phase(phase);
mon ap = new("mon ap" , this);
endfunction
task run_phase (uvm_phase phase);
super.run phase(phase);
forever begin
```

```
FIFO_item_rsp = FIFO_sequence_item :: type_id ::create ("FIFO_item_rsp");
@(negedge FIFO if.clk );
FIFO item rsp.data in = FIFO if.data in;
FIFO item rsp.wr en = FIFO if.wr en ;
FIFO_item_rsp.rd_en = FIFO_if.rd_en;
FIFO_item_rsp.rst_n = FIFO_if.rst_n ;
FIFO item rsp.full = FIFO if.full;
FIFO_item_rsp.empty = FIFO_if.empty;
FIFO_item_rsp.almostfull = FIFO_if.almostfull;
FIFO_item_rsp.almostempty = FIFO_if.almostempty;
FIFO_item_rsp.underflow = FIFO_if.underflow;
FIFO item rsp.overflow = FIFO if.overflow;
FIFO item_rsp.wr_ack = FIFO if.wr_ack;
FIFO_item_rsp.data_out = FIFO_if.data_out;
mon_ap.write(FIFO_item_rsp);
`uvm info ("run phase", FIFO_item_rsp.convert2string_stimulus(),UVM_MEDIUM);
end
endtask
endclass //FIFO_monitor extends uvm_monitor
endpackage
FIFO sequencer:
package FIFO_sequencer_pkg ;
import uvm pkg :: *;
import FIFO_sequence_item_pkg ::*;
`include "uvm macros.svh"
class FIFO sequencer extends uvm sequencer #(FIFO sequence item);
`uvm component utils(FIFO sequencer);
function new(string name = "FIFO sequencer " , uvm component parent = null);
super.new(name , parent);
endfunction //new()
endclass //FIFO sequencer extends uvm sequencer #(FIFO sequence item)
endpackage
FIFO_config_obj:
```

```
package FIFO_config_pkg;
import uvm_pkg :: * ;
`include "uvm macros.svh"
class FIFO_config_obj extends uvm_object;
`uvm object utils(FIFO_config_obj)
virtual FIFO interface FIFO if;
function new(string name = " FIFO_config_obj");
super.new(name);
endfunction //new()
endclass //FIFO_config extends uvm_object
endpackage
FIFO sequence item:
package FIFO sequence item pkg ;
import uvm pkg :: *;
`include "uvm macros.svh"
class FIFO sequence item extends uvm sequence item;
`uvm object utils(FIFO sequence item)
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
localparam max fifo addr = $clog2(FIFO DEPTH);//put the local param before the signals
bit clk;
randc logic [FIFO WIDTH-1:0] data in;
rand logic rst_n, wr_en, rd_en;
logic [FIFO WIDTH-1:0] data out;
logic wr ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
integer RD EN ON DIST = 30 , WR EN ON DIST = 70 ;
function new(string name = "FIFO sequence item");
super.new(name);
endfunction //new()
function string convert2string stimulus();
return $sformatf("rst_n = 0b%b , wr_en = 0b%b , rd_en = 0b%b , data_in = 0b
%b , data_out = 0b%b , wr_ack = 0b%b , overflow = 0b%b , full = 0b%b , empty = <u>0b%b ,</u>
almostfull = 0b%b , almostempty
= 0b%b , underflow = 0b%b " , rst_n, wr_en , rd_en , data_in , data_out, wr_ack,
```

```
overflow ,
full, empty, almostfull, almostempty, underflow );
endfunction

//Constraint blocks

constraint reset_signal { rst_n dist { 0:= 5 , 1:= 95 } ; } //reset contstraint

constraint write_enable_signal { wr_en dist { 0:= 100-WR_EN_ON_DIST , 1:=

WR_EN_ON_DIST } ; } //reset contstraint

constraint read_enable_signal { rd_en dist { 0:= 100-RD_EN_ON_DIST , 1:=

RD_EN_ON_DIST } ; } //reset contstraint

endclass //FIFO_sequence_item extends uvm_sequence_item

endpackage
```

src files:

```
C: > Users > abdallah > Pictures > abdallah > Diploma > Verification course > Project 2 > ≡ src files.list
      FIFO config.sv
  2 FIFO_seq_item.sv
  3 FIFO driver.sv
  4 FIFO_sequencer.sv
  5 FIFO_monitor.sv
    FIFO_agent.sv
  7 FIFO_scoreboard.sv
    FIFO_coverage.sv
    FIFO env.sv
    FIFO_reset_sequence.sv
 11 FIFO_write_only_seq.sv
 12
      FIFO_read_only_seq.sv
      FIFO_read_write_seq.sv
    FIFO_test.sv
      FIFO_interface.sv
      FIFO.sv
 16
      FIFO_top.sv
```

do file:

```
C: > Users > abdallah > Pictures > abdallah > Diploma > Verification course > Project 2 > \equiv run_FIFO.do

1    vlib work

2    vlog -f src_files.list

3    vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all

4    add wave /top/FIFO_if/*

5    coverage save FIFO.ucdb -onexit

6    run -all

7
```

trascript screenshot:

```
= Obx , underflow = Obx

UTM_INFO FIFO_monitor.sv(42) 8 60002: uvm_test_top.env.agent.mon [run_phase] rst_n = Ob1 , wr_en = Ob1 , rd_en = Ob0 , data_in = Ob

1010001101001101 , data_out = Ob1011110110010100 , wr_ack = Ob1 , overflow = Ob0 , full = Ob0 , empty = Ob0 , almostfull = Ob0 , almostempty

= Ob0 , underflow = Ob0

UTM_INFO FIFO_scoreboard.sv(49) 8 60002: uvm_test_top.env.scoreboard [run_phase] correct

UTM_INFO FIFO_scoreboard.sv(83) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of correct = 30001

UTM_INFO FIFO_scoreboard.sv(83) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of correct = 30001

UTM_INFO FIFO_scoreboard.sv(83) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of errors = O

--- UTM Report Summary---

** Report counts by severity

UTM_INFO FIFO_scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of errors = O

** Report counts by severity

UTM_INFO FIFO_scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of errors = O

** Report counts by severity

UTM_INFO FIFO_scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of errors = O

** Report counts by severity

UTM_INFO FIFO_scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of errors = O

** Report counts by severity

UTM_INFO FIFO_scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of errors = O

** Report counts by severity

UTM_INFO FIFO_scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of errors = O

** Report counts by severity

UTM_INFO FIFO_scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of errors = O


** Report counts by severity


UTM_INFO FIFO_scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard [report_phase] number of errors = O

** Report counts by severity

UTM_INFO FIFO_scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard.sv(85) 8 60002: uvm_test_top.env.scoreboard.s
```

simulations screenshot for the three sequences:







functional coverage report:

```
Cross FIFO cover::a4
covered/total bins:
missing/total bins:
                                                                                     100.0%
                                                                                                          100
                                                                                                                     Covered
            % Hit:
            bin <auto[0],auto[0]>
                                                                                      12953
                                                                                                             1
                                                                                                                     Covered
           bin <auto[1],auto[0]>
bin <auto[0],auto[1]>
bin <auto[1],auto[1]>
                                                                                        4441
                                                                                                                     Covered
                                                                                          37
                                                                                                                     Covered
                                                                                      12559
     Cross FIFO cover::b0 covered/total bins:
                                                                                     100.0%
                                                                                                          100
                                                                                                                     Covered
            missing/total bins:
            % Hit:
                                                                                    100.0%
                                                                                                          100
           bin <auto[0],auto[0]>
bin <auto[1],auto[0]>
bin <auto[0],auto[1]>
                                                                                      15927
                                                                                                            1
                                                                                                                     Covered
Covered
                                                                                        2426
                                                                                        1098
                                                                                                                     Covered
            bin <auto[1],auto[1]>
                                                                                      10550
                                                                                                                     Covered
     Cross FIFO cover::b1 covered/total bins:
                                                                                                          100
                                                                                     100.0%
                                                                                                                     Covered
            missing/total bins:
     missing/total bins:
% Hit:
bin <auto[0],auto[0]>
bin <auto[1],auto[0]>
bin <auto[0],auto[1]>
bin <auto[1],auto[1]>
Cross FIFO cover::b2
covered/total bins:
                                                                                     100.0%
                                                                                                          100
                                                                                      15813
                                                                                                                     Covered
                                                                                                             1
                                                                                                                     Covered
                                                                                      12715
                                                                                         261
                                                                                                                     Covered
                                                                                      75.0%
                                                                                                          100
                                                                                                                     Uncovered
            missing/total bins:
            % Hit:
                                                                                      75.0%
                                                                                                          100
           bin <auto[0],auto[0]>
bin <auto[1],auto[0]>
bin <auto[1],auto[1]>
                                                                                      17025
                                                                                                                     Covered
                                                                                                             1
                                                                                                                     Covered
                                                                                      10550
                                                                                                                      Covered
           bin <auto[0],auto[1]>
                                                                                                                     ZERO
 CLASS FIFO CVCg
TOTAL COVERGROUP COVERAGE: 96.8% COVERGROUP TYPES: 1
```

assertion coverage:

```
DIRECTIVE COVERAGE:
                                                          Design Design Lang File(Line) Count Status
                                                          Unit <u>UnitType</u>

        FIFO
        Verilog
        SVA
        FIFO.sv(89)
        8582 Covered

        FIFO
        Verilog
        SVA
        FIFO.sv(87)
        10462 Covered

        FIFO
        Verilog
        SVA
        FIFO.sv(85)
        1396 Covered

        FIFO
        Verilog
        SVA
        FIFO.sv(84)
        1253 Covered

        FIFO
        Verilog
        SVA
        FIFO.sv(82)
        12551 Covered

        FIFO
        Verilog
        SVA
        FIFO.sv(81)
        9546 Covered

/top/dut/cover__5
/top/dut/cover__4
/top/dut/cover__3
/top/dut/cover__2
/top/dut/cover__1
/top/dut/cover__0
TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 6
ASSERTION RESULTS:
           File(Line) Failure Pass
                                                          Count Count
/top/dut/assert__5 FIFO.sv(78)
                                                    0 1
0 1
/top/dut/assert__4 FIF0.sv(76)
                                                                0 1
/top/dut/assert__3 FIF0.sv(74)
/top/dut/assert__2 FIF0.sv(73)
                                                                 0 1
/top/dut/assert__1 FIFO.sv(71)
/top/dut/assert__0 FIFO.sv(70)
                                                0
0
                                                                             1
/EIFO_read_write_seg_pkg/EIFO_read_write_seg/body/#ublk#26766663#15/immed__18
                              FIFO_read_write_seq.sv(18) 0 1
/FIFO_read_only_seq_pkg/FIFO_read_only_seq/body/#ublk#143672391#15/immed__22
                             FIFO_read_only_seq.sv(22) 0 1
/FIFO_write_only_seq_pkg/FIFO_write_only_seq/body/#ublk#214928503#18/immed__25
                              FIFO_write_only_seq.sv(25) 0 1
```