### Verification plan:

	A	В	C	D	E
1	label		Stimulus Generation	Functional Coverage	Functionality Check
2	FIFO_1	When the reset is asserted, the output of fifo value should be low and making all outputs signals equals zero and initialize the counter signals and the test finish flag	Directed at the start of the simulation		golden model in refrence model task in the scoreborad package to check the result to check the dataout but all other output signals are being checked by assertions in the design file
3	FIFO_2	randomizing some inputs with some constraints :1. Assert reset less often 2. Constraint the write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100- WR_EN_ON_DIST 3. Constraint the read enable the same as write enable but using RD_EN_ON_DIST	Directed during simulation	The coverage needed is cross coverage between 3 signals which are write enable, read enable and each output control signals (outputs except data_out) to make sure that all combinations of write and read enable took place in all state of the FIFO.	golden model in refrence model task in the scoreborad package to check the result to check the dataout but all other output signals are being checked by assertions in the design file
4	FIFO_3	When the reset is asserted, the output of fifo value should be low and making all outputs signals equals zero and initialize the counter signals	Directed during simulation	-	golden model in refrence model task in the scoreborad package to check the result to check the dataout but all other output signals are being checked by assertions in the design file

#### **Interface code:**

```
interface FIFO_interface (clk);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);//put the local param before the signals
input clk;
logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
modport DUT (
input data_in , rst_n, wr_en, rd_en , clk,
output data_out ,wr_ack, overflow , full, empty, almostfull, almostempty, underflow
);
modport TEST (
input clk , data_out ,wr_ack, overflow , full, empty, almostfull, almostempty,
underflow ,
output data_in , rst_n, wr_en, rd_en
```

```
modport MONITOR (
input clk , data_out ,wr_ack, overflow , full, empty, almostfull, almostempty,
underflow ,
data_in , rst_n, wr_en, rd_en);
endinterface //FIFO_interface (clk)
```

## design and detected bugs and correction of them:

```
// Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
// Description: FIFO Design
module FIFO ( FIFO_interface.DUT FIFO_if);
reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
reg [FIFO_if.max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [FIFO if.max fifo addr:0] count;
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
 if (!FIFO_if.rst_n) begin
  wr ptr <= 0;
 end
 else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
   mem[wr ptr] <= FIFO if.data in;</pre>
  FIFO_if.wr_ack <= 1;</pre>
  wr_ptr <= wr_ptr + 1;
 end
 else begin
   FIFO_if.wr_ack <= 0;</pre>
   if (FIFO_if.full & FIFO_if.wr_en)
   FIFO if.overflow <= 1;</pre>
  else
     FIFO_if.overflow <= 0;</pre>
 end
end
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
 if (!FIFO_if.rst_n) begin
 rd ptr <= 0;
 end
```

```
else if (FIFO if.rd_en && count != 0) begin
    FIFO if.data out <= mem[rd ptr];</pre>
   rd_ptr <= rd_ptr + 1;
 end
end
always @(posedge FIFO if.clk or negedge FIFO if.rst n) begin
 if (!FIFO_if.rst_n) begin
   count <= 0;
 end
 else begin
   if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b10) && !FIFO_if.full)
     count <= count + 1;</pre>
    else if ( ({FIFO if.wr en, FIFO if.rd en} == 2'b01) && !FIFO if.empty)
      count <= count - 1;</pre>
 end
end
always @(*) begin //make it in always block pure combinational
FIFO if.full = (count == FIFO if.FIFO DEPTH)? 1 : 0;
FIFO if.empty = (count == 0)? 1 : 0;
FIFO_if.underflow = (FIFO_if.empty && FIFO_if.rd_en)? 1 : 0;
FIFO if.almostfull = (count == FIFO if.FIFO DEPTH-2)? 1 : 0;
FIFO if.almostempty = (count == 1)? 1 : 0;
FIFO_if.overflow = (FIFO_if.full && FIFO_if.wr_en)? 1 : 0; //adding overflow
end
//assertions
assert property (@(posedge FIFO_if.clk) (count == FIFO_if.FIFO_DEPTH) |-> FIFO_if.full
assert property (@(posedge FIFO if.clk) (count == 0) |-> FIFO if.empty );
assert property (@(posedge FIFO_if.clk) (count == FIFO_if.FIFO_DEPTH-2) |->
FIFO if.almostfull );
assert property (@(posedge FIFO_if.clk) (count == 1) |-> FIFO_if.almostempty );
assert property (@(posedge FIFO_if.clk) (FIFO_if.empty && FIFO if.rd en) |->
FIFO if.underflow);
assert property (@(posedge FIFO_if.clk) (FIFO_if.full && FIFO_if.wr_en) |->
FIFO if.overflow);
cover property (@(posedge FIFO_if.clk) (count == FIFO_if.FIFO_DEPTH) |->
FIFO if.full );
cover property (@(posedge FIFO_if.clk) (count == 0) |-> FIFO_if.empty );
cover property (@(posedge FIFO_if.clk) (count == FIFO_if.FIFO_DEPTH-2) |->
FIFO if.almostfull );
```

```
cover property (@(posedge FIFO_if.clk) (count == 1) |-> FIFO_if.almostempty );
cover property (@(posedge FIFO_if.clk) (FIFO_if.empty && FIFO_if.rd_en) |->
FIFO_if.underflow);
cover property (@(posedge FIFO_if.clk) (FIFO_if.full && FIFO_if.wr_en) |->
FIFO if.overflow);
endmodule
Top module code:
module top ();
bit clk ;
//clock generation
initial begin
c1k = 0;
forever begin
#1 clk =~ clk;
end
end
FIFO_interface FIFO_if (clk);
FIFO DUT (FIFO_if.DUT);
FIFO tb TEST (FIFO if.TEST) ;
endmodule
Packages codes:
1.transactions:
package FIFO transaction pkg ;
import shared_pkg::*;
class FIFO transaction;
parameter FIFO WIDTH = 16;
parameter FIFO_DEPTH = 8;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);//put the local param before the signals
bit clk poc ;
randc logic [FIFO_WIDTH-1:0] data_in_poc;
randc logic rst_n_poc;
randc logic wr en poc, rd en poc;
```

```
logic [FIFO WIDTH-1:0] data out poc;
logic wr ack poc, overflow poc;
logic full_poc, empty_poc, almostfull_poc, almostempty_poc, underflow_poc;
integer RD EN ON DIST , WR EN ON DIST ;
  function new ( integer RD EN ON DIST = 30 , integer WR EN ON DIST = 70);
    this.RD EN_ON_DIST = RD_EN_ON_DIST; // Initialize read enable distance
  this.WR EN ON DIST = WR EN ON DIST ; // Initialize write enable distance
 endfunction //new()
constraint reset signal { rst n poc dist { 0:= 5 , 1:= 95 } ; } //reset contstraint
constraint write_enable_signal { wr_en_poc dist { 0:= 100-WR_EN_ON_DIST , 1:=
WR EN ON DIST }; } //reset contstraint
constraint read_enable_signal { rd_en_poc dist { 0:= 100-RD_EN_ON_DIST , 1:=
RD EN ON DIST }; } //reset contstraint
endclass //
endpackage
2.coverage:
package FIFO coverage pkg;
import shared pkg::*;
import FIFO transaction pkg::*;
class FIFO coverage;
FIFO transaction F cvg txn = new (30,70);
covergroup FIFO cover;
write : coverpoint F cvg txn.wr en poc ;
read : coverpoint F cvg txn.rd en poc ;
full : coverpoint F cvg txn.full poc ;
almostfull : coverpoint F cvg txn.almostfull poc ;
empty : coverpoint F cvg txn.empty poc ;
almostempty : coverpoint F cvg txn.almostempty poc ;
overflow : coverpoint F cvg txn.overflow poc ;
underflow : coverpoint F cvg txn.underflow poc ;
wr ack : coverpoint F cvg txn.wr ack poc ;
```

```
a0: cross write , full ;
 a1: cross write , almostfull ;
 a2: cross write , wr_ack ;
  a4: cross write , overflow ;
 b0: cross read , empty ;
 b1: cross read , almostempty ;
 b2: cross read , underflow ;
endgroup
// Constructor
 function new();
 FIFO_cover = new(); // Initialize the covergroup instance
 endfunction
function void sample_data ( FIFO_transaction F_txn);
 F_cvg_txn = F_txn ;
 FIFO_cover.sample();
endfunction
endclass
endpackage
3.scoreboard:
package FIFO scoreboard pkg;
import shared pkg::*;
import FIFO transaction pkg::*;
class FIFO scoreboard;
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
localparam max fifo addr = $clog2(FIFO DEPTH);//put the local param before the signals
logic [FIFO WIDTH-1:0] data out ref ;
  function void check data ( FIFO transaction output received);
    output_received = new (30,70);
    refrence model(output received);
      if (output_received.data_out_poc !== data_out_ref) begin
     $display("Error: Data Out Mismatch! Expected: %0d, Got: %0d", data_out_ref,
output received.data out poc );
     error counter++;
  end else begin
```

```
correct_counter++;
  end
 endfunction
 function void refrence_model (FIFO_transaction output_received_checking);
   // Static variables to simulate FIFO memory and pointers
 static bit [FIFO_WIDTH-1:0] fifo_memory[FIFO_DEPTH-1:0]; // FIFO storage
 static int write_pointer = 0; // Pointer for writing data
 static int read pointer = 0; // Pointer for reading data
 output received_checking = new (30,70);
 // Initialize data out ref based on FIFO state
 if (output received checking.wr en poc && !((write pointer + 1) %
output_received_checking.FIFO_DEPTH == read_pointer))    begin
    // If write enable is high and FIFO is not full, write data
    fifo memory[write pointer] = output received checking.data in poc ; // Write data
into memory
   write_pointer = (write_pointer + 1) % output_received_checking.FIFO_DEPTH; // Move
write pointer forward
 end
 if (output_received_checking.rd_en_poc && (read_pointer != write_pointer)) begin
    // If read enable is high and FIFO is not empty, read data
    data_out_ref = fifo_memory[read_pointer]; // Set expected output data from read
pointer
   read pointer = (read pointer + 1) % output received checking.FIFO DEPTH ; // Move
read pointer forward
 end else if (!output_received_checking.rd_en_poc ) begin
    // If no read operation, maintain current expected output
    data out ref = fifo memory[read pointer]; // Keep the same expected output if no
read occurs
 end
 endfunction
endclass //FIFO scoreboard
endpackage
Testbench code:
import shared pkg::*;
import FIFO transaction pkg::*;
import FIFO_coverage_pkg::*;
import FIFO_scoreboard_pkg::*;
module FIFO tb ( FIFO interface.TEST FIFO in );
```

```
FIFO transaction transactions;
 FIFO_coverage coverage ;
 FIFO scoreboard scoreboard;
initial begin
  transactions = new (30,70);
 scoreboard = new ;
 coverage = new ;
 //asserting rst (FIFO_1)
  error counter = 0;
 correct_counter = 0 ;
 test finished = 0;
 transactions.rst_n_poc = 0;
 @(negedge FIFO if.clk);
 transactions.rst_n_poc = 1;
 @(negedge FIFO_if.clk);
  //randomization (FIFO_2)
 for (int i = 0; i < 1000; i + +) begin
    @(negedge FIFO_if.clk);
      assert(transactions.randomize()) else begin
        $fatal("Randomization failed");
      end
   transactions.clk poc = FIFO if.clk;
   FIFO_if.data_in = transactions.data_in_poc ;
   FIFO if.wr en = transactions.wr en poc ;
   FIFO_if.rd_en = transactions.rd_en_poc ;
   FIFO if.rst n = transactions.rst n poc ;
    transactions.full_poc = FIFO_if.full;
    transactions.empty_poc = FIFO if.empty;
    transactions.almostfull_poc = FIFO_if.almostfull;
    transactions.almostempty_poc = FIFO_if.almostempty;
    transactions.underflow_poc = FIFO_if.underflow;
    transactions.overflow_poc = FIFO_if.overflow;
    transactions.wr_ack_poc = FIFO_if.wr_ack;
   transactions.data_out_poc = FIFO_if.data_out;
   scoreboard.check_data(transactions);
  coverage.sample_data(transactions);
```


## src files:

```
shared_pkg.sv
FIFO_transaction_pkg.sv
FIFO_coverage_pkg.sv
FIFO_scoreboard_pkg.sv
FIFO_interface.sv
FIFO.sv
FIFO_tb.sv
FIFO_top.sv
```

#### DO file:

```
vlib work
vlog -f src_files.list
vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all
add wave /top/FIFO_if/*
coverage save top.ucdb -onexit
run -all
```

## **Simulation:**



# functional coverage:

TOTAL COVERGROUP COVERAGE: 75.0% COVERGROUP TYPES: 1

# **Assertions coverage:**

#### DIRECTIVE COVERAGE: Design Design Lang File(Line) Count Status Name Unit <u>UnitType</u> \_\_\_\_\_\_ /top/DUT/cover\_\_5 /top/DUT/cover\_\_4 /top/DUT/cover\_\_3 /top/DUT/cover\_\_2 FIFO Verilog SVA FIFO.sv(79) 0 ZERO FIFO Verilog SVA FIFO.sv(78) 966 Covered FIFO Verilog SVA FIFO.sv(77) 126 Covered FIFO Verilog SVA FIFO.sv(76) 0 ZERO FIFO Verilog SVA FIFO.sv(75) 1812 Covered FIFO Verilog SVA FIFO.sv(74) 0 ZERO /top/DUT/cover\_\_1 /top/DUT/cover\_\_0 TOTAL DIRECTIVE COVERAGE: 50.0% COVERS: 6 ASSERTION RESULTS: File(Line) Failure Pass Name Count Count -----/top/DUT/assert 5 FIFO.sv(72) /top/DUT/assert 4 FIFO.sv(71) /top/DUT/assert\_\_3 FIF0.sv(70) /top/DUT/assert\_\_2 FIF0.sv(69) /top/DUT/assert\_1 FIFO.sv(68) 0 1 /top/DUT/assert\_0 FIFO.sv(67) 0 0 /top/TEST/#anonblk#182146786#30#4#/#ublk#182146786#30/immed 32 FIFO\_tb.sv(32) 0 1