# **Question 1:**

### RTL code:

module file that is instantiated:

```
module reg_mux ( in , sel , out , clk , rst , en );
parameter INWIDTH = 18 ; // width of inputs
parameter OUTWIDTH = 18 ; // width of outputs
parameter RSTTYPE = "SYNC" ; // chooses the rst to be sync or async
input [INWIDTH-1:0] in ; // bypassed input
input sel , clk , en , rst ; // control signals
reg [INWIDTH-1:0] in_reg ; // registered input
output [OUTWIDTH-1:0] out ; // output of the block
// register block
always @(posedge clk) begin
 if (rst) begin
   in_reg <= 0 ; //rst the reg</pre>
 end else if (en) begin
   in reg <= in ;//pass in to reg output
 end
end
assign out = (sel==1) ? in_reg:in; //sel=1 then pass the registered if sel=0 pass the
new value
endmodule
```

### Total design file:

```
`include "mux reg.v"
module Spartan6_DSP48A1 ( A , B , D , BCIN , C , PCIN , OPMODE
, clk , CARRYIN , RSTA , RSTB , RSTM , RSTP , RSTC , RSTD , RSTCARRYIN , RSTOPMODE
, CEA , CEB , CEM , CEP , CEC , CED , CECARRYIN , CEOPMODE , BCOUT , PCOUT
P, M, CARRYOUT, CARRYOUTF);
//parameters
parameter A0REG = 0;
parameter A1REG = 1;
parameter B0REG = 0;
parameter B1REG = 1;
parameter CREG = 1;
parameter DREG = 1;
parameter MREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter CARRYOUTREG = 1;
```

```
parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODE5";
parameter B_INPUT = "DIRECT";
//inputs and outputs
input [17:0] A , B , D , BCIN ;
input [47:0] C , PCIN ;
input [7:0] OPMODE ;
input clk , CARRYIN , RSTA , RSTB , RSTM , RSTP , RSTC , RSTD , RSTCARRYIN , RSTOPMODE
, CEA , CEB , CEM , CEP , CEC , CED , CECARRYIN , CEOPMODE ;
output [17:0] BCOUT;
output [47:0] PCOUT , P ;
output [35:0] M ;
output CARRYOUT , CARRYOUTF ;
//wires and regs
wire [17:0] m1_out , m2_out , m3_out , m5_out , m6_out;
reg [17:0] mux1_out ;
wire[17:0] add1 , mux3 out ;
wire [47:0] m4_out , m10_out ;
reg [47:0] x_out , z_out ;
wire[47:0] concat_out , add2 ;
wire [35:0] m7_out;
wire[35:0] mult out ;
wire m8_out , m9_out ;
reg mux2 out ;
wire add2 cout ;
wire [7:0] m11_out ;
//handling two muxes with there parameters options
always @(*) begin
if ( CARRYINSEL =="OPMODE5" && CARRYINSEL =="CARRYIN") begin
 mux2 out = 0;
end else if (CARRYINSEL == "OPMODE5" ) begin
 mux2_out = m11_out[5] ;
end else if (CARRYINSEL == "CARRYIN") begin
 mux2_out = CARRYIN ;
 end
 end
always @(*) begin
if ( B_INPUT != "DIRECT" && B_INPUT != "CASCADE") begin
 mux1 out = 0:
end else if (B INPUT == "DIRECT" ) begin
 mux1 out = B;
end else if (B_INPUT == "CASECADE") begin
 mux1 out = BCIN ;
 end
 end
//assign statments
```

```
assign BCOUT = m5 out ;
assign M = m7_out ;
assign CARRYOUT = m9 out ;
assign CARRYOUTF = CARRYOUT ;
assign P = m10_out ;
assign PCOUT = P ;
assign add1 = ( m11_out[6] == 0 ) ? m1_out+m2_out : m1_out-m2_out ;
assign {add2_cout , add2} = ( m11_out[7] == 0 ) ? z_out+x_out+m8_out : z_out-
(x out+m8 out) ;
assign mult_out = m5_out * m6_out;
assign mux3_out = (m11_out[4] == 0) ? m2_out:add1 ;
// x and z muxes
always @(*) begin
 case (m11_out[1:0])
   0 : x_{out} = 0 ;
   1 : x out = m7 out ;
   2 : x_out = PCOUT ;
 3 : x_out = concat_out ;
 endcase
end
always @(*) begin
 case (m11_out[3:2])
   0 : z out = 0 ;
   1 : z out = PCIN ;
  2 : z_out = PCOUT ;
   3 : z out = m4 out ;
 endcase
end
// instantiations
reg_mux #( .INWIDTH(18) , .OUTWIDTH(18) , .RSTTYPE("SYNC") ) m1 ( .in(D) ,
.sel(DREG) , .out(m1_out) , .clk(clk) , .rst(RSTD) , .en(CED) ); //DREG
reg_mux #( .INWIDTH(18) , .OUTWIDTH(18) , .RSTTYPE("SYNC") ) m2 ( .in(B) , .sel(B0REG)
, .out(m2 out) , .clk(clk) , .rst(RSTB) , .en(CEB) ); //B0REG
reg_mux #( .INWIDTH(18) , .OUTWIDTH(18) , .RSTTYPE("SYNC") ) m3 ( .in(A) , .sel(AOREG)
, .out(m3_out) , .clk(clk) , .rst(RSTA) , .en(CEA) ); //A0REG
reg_mux #( .INWIDTH(48) , .OUTWIDTH(48) , .RSTTYPE("SYNC") ) m4 ( .in(C) ,
.sel(CREG) , .out(m4_out) , .clk(clk) , .rst(RSTC) , .en(CEC) ); //CREG
reg_mux #( .INWIDTH(18) , .OUTWIDTH(18) , .RSTTYPE("SYNC") ) m5 ( .in(mux3_out) ,
.sel(B1REG) , .out(m5_out) , .clk(clk) , .rst(RSTB) , .en(CEB) ); //B1REG
reg_mux #( .INWIDTH(18) , .OUTWIDTH(18) , .RSTTYPE("SYNC") ) m6 ( .in(m3_out) ,
.sel(A1REG) , .out(m6_out) , .clk(clk) , .rst(RSTA) , .en(CEA) ); //A1REG
reg_mux #( .INWIDTH(36) , .OUTWIDTH(36) , .RSTTYPE("SYNC") ) m7 ( .in(mult_out) ,
.sel(MREG) , .out(m7 out) , .clk(clk) , .rst(RSTM) , .en(CEM) ); //MREG
reg_mux #( .INWIDTH(1) , .OUTWIDTH(1) , .RSTTYPE("SYNC") ) m8 ( .in(mux2_out) ,
.sel(CARRYINREG) , .out(m8_out) , .clk(clk) , .rst(RSTCARRYIN) , .en(CECARRYIN) );
//CYI
```

```
reg_mux #( .INWIDTH(1) , .OUTWIDTH(1) , .RSTTYPE("SYNC") ) m9 ( .in(add2_cout) ,
.sel(CARRYOUTREG) , .out(m9_out) , .clk(clk) , .rst(RSTCARRYIN) , .en(CECARRYIN) );
//CYO
reg_mux #( .INWIDTH(48) , .OUTWIDTH(48) , .RSTTYPE("SYNC") ) m10 ( .in(add2) ,
.sel(PREG) , .out(m10_out) , .clk(clk) , .rst(RSTP) , .en(CEP) ); //PREG
reg_mux #( .INWIDTH(8) , .OUTWIDTH(8) , .RSTTYPE("SYNC") ) m11 ( .in(OPMODE) ,
.sel(OPMODEREG) , .out(m11_out) , .clk(clk) , .rst(RSTOPMODE) , .en(CEOPMODE) );
//DØREG
endmodule
```

#### Test bench:

```
`include "mux reg.v"
module Spartan6 DSP48A1 tb ();
//signal decleration
reg [17:0] A , B , D , BCIN ;
reg [47:0] C , PCIN ;
reg [7:0] OPMODE;
reg clk , CARRYIN , RSTA , RSTB , RSTM , RSTP , RSTC , RSTD , RSTCARRYIN , RSTOPMODE
, CEA , CEB , CEM , CEP , CEC , CED , CECARRYIN , CEOPMODE ;
wire [17:0] BCOUT;
wire [47:0] PCOUT , P ;
wire [35:0] M ;
wire CARRYOUT, CARRYOUTF;
//dut instantiation
Spartan6_DSP48A1 dut ( A , B , D , BCIN , C , PCIN , OPMODE
, clk , CARRYIN , RSTA , RSTB , RSTM , RSTP , RSTC , RSTD , RSTCARRYIN , RSTOPMODE
, CEA , CEB , CEM , CEP , CEC , CED , CECARRYIN , CEOPMODE , BCOUT , PCOUT
, P , M , CARRYOUT , CARRYOUTF );
// clock generation
initial begin
 clk = 0;
 forever begin
 #1 clk = \clip clk;
 end
end
//test
initial begin
 //intilization
  RSTA = 1;
  RSTB = 1;
  RSTM = 1;
  RSTP = 1;
  RSTC = 1;
  RSTD = 1;
  RSTCARRYIN = 1;
  RSTOPMODE = 1;
```

```
CEA = 0;
CEB = 0;
CEM = 0;
CEP = 0;
CEC = 0;
CED = 0;
CECARRYIN = 0;
CEOPMODE = 0;
@(negedge clk );
RSTA = 0;
RSTB = 0;
RSTM = 0;
RSTP = 0;
RSTC = 0;
RSTD = 0;
RSTCARRYIN = 0;
RSTOPMODE = 0;
CEA = 1;
CEB = 1;
CEM = 1;
CEP = 1 ;
CEC = 1;
CED = 1;
CECARRYIN = 1 ;
CEOPMODE = 1;
//randomization
OPMODE[1:0] = 0;
repeat(5) begin
 A = \$random ;
 B = $random;
 C = $random;
 D = \$random;
 CARRYIN = $random ;
 BCIN = $random;
 PCIN = $random ;
 @(negedge clk);
end
#5;
OPMODE[1:0] = 1;
repeat(5) begin
 A = \$random;
 B = $random;
 C = $random;
 D = random;
 CARRYIN = $random ;
 BCIN = $random;
 PCIN = $random;
```

```
@(negedge clk);
end
#5;
OPMODE[1:0] = 2;
repeat(5) begin
 A = \$random;
 B = $random ;
 C = $random;
 D = \$random ;
 CARRYIN = $random ;
 BCIN = $random ;
 PCIN = $random ;
 @(negedge clk);
end
#5;
OPMODE[1:0] = 3;
repeat(5) begin
 A = \$random;
 B = $random;
 C = $random;
 D = $random ;
 CARRYIN = $random ;
 BCIN = $random;
 PCIN = $random ;
 @(negedge clk);
end
#5;
OPMODE[3:2] = 0;
repeat(5) begin
 A = \$random ;
 B = $random;
 C = $random;
 D = $random;
 CARRYIN = $random ;
 BCIN = $random ;
 PCIN = $random;
 @(negedge clk);
end
#5;
OPMODE[3:2] = 1;
repeat(5) begin
 A = \$random;
 B = $random;
 C = $random ;
 D = \$random;
 CARRYIN = $random ;
 BCIN = $random;
```

```
PCIN = $random;
 @(negedge clk);
end
#5;
OPMODE[3:2] = 2;
repeat(5) begin
 A = \$random ;
 B = $random;
 C = \$random;
 D = $random;
 CARRYIN = $random ;
 BCIN = $random ;
 PCIN = $random ;
 @(negedge clk);
end
#5;
OPMODE[3:2] = 3;
repeat(5) begin
 A = \$random ;
 B = $random;
 C = $random;
 D = $random ;
 CARRYIN = $random ;
 BCIN = $random;
 PCIN = $random;
@(negedge clk);
end
#5;
repeat(5) begin
 OPMODE[4] = $random;
 A = \$random;
 B = $random;
 C = $random;
 D = \$random ;
 CARRYIN = $random ;
 BCIN = $random;
 PCIN = $random ;
 @(negedge clk);
end
#5;
repeat(5) begin
 OPMODE[5] = $random;
 A = \$random;
 B = $random ;
 C = $random;
 D = $random;
 CARRYIN = $random ;
```


```
BCIN = $random;
    PCIN = $random ;
   @(negedge clk);
  end
  #5;
  repeat(5) begin
    OPMODE[6] = $random;
   A = \$random;
   B = $random;
   C = $random;
   D = $random;
   CARRYIN = $random ;
   BCIN = $random;
    PCIN = $random;
  @(negedge clk);
  end
  #5;
  repeat(5) begin
   OPMODE[7] = $random;
   A = \$random;
    B = $random ;
    C = $random ;
   D = random;
    CARRYIN = $random ;
    BCIN = $random;
   PCIN = $random ;
   @(negedge clk);
  end
  #5;
  repeat(50) begin
    OPMODE = $random;
   A = \$random;
   B = $random;
   C = \$random ;
    D = $random;
   CARRYIN = $random ;
    BCIN = $random;
   PCIN = $random;
   @(negedge clk);
  end
 $stop;
end
//test monitor and results
initial begin
  $monitor (" A = %b B = %b , C = %b , D = %b , CARRYIN = %b , BCIN = %b , PCIN = %b
 , BCOUT = %b , PCOUT = %b , P = %b , M = %b , CARRYOUT = %b , CARRYOUTF = %b "
      , B , C , D , CARRYIN , BCIN , PCIN
```


```
, BCOUT , PCOUT , P , M , CARRYOUT , CARRYOUTF ); end endmodule
```

#### Do file:

```
vlib work
vlog project1.v project1_tb.v
vsim -voptargs=+acc work.Spartan6_DSP48A1_tb
add wave *
add wave -position insertpoint \
sim:/Spartan6 DSP48A1 tb/dut/mux3 out \
sim:/Spartan6_DSP48A1_tb/dut/mux2_out \
sim:/Spartan6 DSP48A1 tb/dut/mux1 out \
sim:/Spartan6_DSP48A1_tb/dut/mult_out \
sim:/Spartan6_DSP48A1_tb/dut/m11_out \
sim:/Spartan6_DSP48A1_tb/dut/m10_out \
sim:/Spartan6 DSP48A1 tb/dut/m9 out \
sim:/Spartan6_DSP48A1_tb/dut/m8_out \
sim:/Spartan6 DSP48A1 tb/dut/m7 out \
sim:/Spartan6_DSP48A1_tb/dut/m6_out \
sim:/Spartan6_DSP48A1_tb/dut/m5_out \
sim:/Spartan6_DSP48A1_tb/dut/m4_out \
sim:/Spartan6_DSP48A1_tb/dut/m3_out \
sim:/Spartan6_DSP48A1_tb/dut/m2_out \
sim:/Spartan6 DSP48A1 tb/dut/m1 out
run -all
#quit -sim
```

## **Questasim simulations:**





# **Constraint file:**

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
   - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level
signal names in the project
## Clock signal
set property -dict { PACKAGE PIN W5
                                      IOSTANDARD LVCMOS33 } [get ports clk]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get ports clk]
## Switches
#set property -dict {    PACKAGE PIN V17
                                         IOSTANDARD LVCMOS33 }
                                        IOSTANDARD LVCMOS33 } [get ports {sw[1
#set property -dict { PACKAGE PIN V16
#set_property -dict
                                                               [get ports
```

```
#set property -dict { PACKAGE PIN W17
                                       IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
#set property -dict { PACKAGE PIN W15
                                       IOSTANDARD LVCMOS33 } [get ports {sw[4]}]
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[5]}]
#set_property -dict { PACKAGE_PIN V15
#set property -dict { PACKAGE PIN W14
                                       IOSTANDARD LVCMOS33 } [get ports {sw[6]}]
                                       IOSTANDARD LVCMOS33 } [get ports {sw[7]}]
#set property -dict { PACKAGE PIN W13
#set_property -dict { PACKAGE PIN V2
                                       IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
#set property -dict { PACKAGE PIN T3
                                       IOSTANDARD LVCMOS33 } [get ports {sw[9]}]
#set property -dict { PACKAGE PIN T2
                                       IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
#set property -dict { PACKAGE PIN R3
                                       IOSTANDARD LVCMOS33 } [get ports {sw[11]}]
#set_property_-dict { PACKAGE PIN W2
                                       IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
#set_property -dict { PACKAGE PIN U1
                                       #set property -dict { PACKAGE PIN T1
                                       IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
#set property -dict { PACKAGE PIN R2
## LEDs
#set_property -dict { PACKAGE PIN U16
                                      IOSTANDARD LVCMOS33 } [get ports {led[0]}]
#set_property -dict { PACKAGE_PIN E19
```

```
IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
#set property -dict { PACKAGE PIN U19
                                     IOSTANDARD LVCMOS33 } [get ports {led[2]}]
#set property -dict { PACKAGE PIN V19
                                     IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
#set property -dict { PACKAGE PIN W18
                                     #set property -dict { PACKAGE PIN U15
                                     #set_property -dict { PACKAGE_PIN U14
                                     IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
#set property -dict { PACKAGE PIN V14
                                     IOSTANDARD LVCMOS33 } [get ports {led[7]}]
#set property -dict { PACKAGE PIN V13
                                     IOSTANDARD LVCMOS33 } [get ports {led[8]}]
#set_property -dict { PACKAGE_PIN V3
                                     IOSTANDARD LVCMOS33 } [get ports {led[9]}]
#set property -dict { PACKAGE PIN W3
                                     IOSTANDARD LVCMOS33 } [get ports {led[10]}]
#set property -dict { PACKAGE PIN U3
                                     IOSTANDARD LVCMOS33 } [get ports {led[11]}]
#set_property -dict { PACKAGE PIN P3
                                     IOSTANDARD LVCMOS33 } [get ports {led[12]}]
#set property -dict { PACKAGE PIN N3
                                     IOSTANDARD LVCMOS33 } [get ports {led[13]}]
#set_property -dict { PACKAGE PIN P1
                                     IOSTANDARD LVCMOS33 } [get ports {led[14]}]
#set_property -dict { PACKAGE_PIN L1
                                     IOSTANDARD LVCMOS33 } [get_ports {led[15]}]
```

#### ##7 Segment Display

```
#set property -dict { PACKAGE PIN W7
                                    IOSTANDARD LVCMOS33 } [get ports {seg[0]}]
#set property -dict { PACKAGE PIN W6
                                    IOSTANDARD LVCMOS33 } [get_ports {seg[1]}]
#set_property -dict { PACKAGE_PIN U8
                                    IOSTANDARD LVCMOS33 } [get_ports {seg[2]}]
#set property -dict { PACKAGE PIN V8
                                    IOSTANDARD LVCMOS33 } [get ports {seg[3]}]
                                    IOSTANDARD LVCMOS33 } [get_ports {seg[4]}]
#set property -dict { PACKAGE PIN U5
#set property -dict { PACKAGE PIN V5
                                    #set_property -dict { PACKAGE_PIN U7
                                    IOSTANDARD LVCMOS33 } [get_ports {seg[6]}]
```

#set_property	-dict {	PACKAGE_PIN U2	IOSTANDARD	LVCMOS33	}	[get_ports	{an[0]}]
#set_property	-dict {	PACKAGE_PIN U4	IOSTANDARD	LVCMOS33	}	[get_ports	{an[1]}]

```
IOSTANDARD LVCMOS33 } [get_ports {an[2]}]
#set property -dict { PACKAGE PIN W4  IOSTANDARD LVCMOS33 }    [get ports {an[3]}]
##Buttons
#set property -dict { PACKAGE PIN T18
                      #set property -dict { PACKAGE PIN W19
                      IOSTANDARD LVCMOS33 } [get ports btnL]
#set property -dict { PACKAGE PIN T17
                      IOSTANDARD LVCMOS33 } [get ports btnR]
##Pmod Header JA
#set property -dict { PACKAGE PIN J1 IOSTANDARD LVCMOS33 } [get ports {JA[0]}];#Sch
name = JA1
name = JA2
name = JA3
name = JA4
#set property -dict { PACKAGE PIN H1 IOSTANDARD LVCMOS33 } [get ports {JA[4]}];#Sch
name = JA7
name = JA8
name = JA9
name = JA10
##Pmod Header JB
#set_property -dict { PACKAGE_PIN A14    IOSTANDARD LVCMOS33 } [get ports {JB[0]}];#Sch
name = JB1
#set property -dict { PACKAGE PIN A16   IOSTANDARD LVCMOS33 } [get ports {JB[1]}];#Sch
name = JB2
name = JB3
#set_property -dict { PACKAGE_PIN B16    IOSTANDARD LVCMOS33 } [get ports {JB[3]}];#Sch
name = JB4
#set_property -dict { PACKAGE_PIN A15   IOSTANDARD LVCMOS33 } [get_ports {JB[4]}];#Sch
name = JB7
#set_property -dict { PACKAGE_PIN A17  IOSTANDARD LVCMOS33 } [get_ports {JB[5]}];#Sch
name = JB8
#set property -dict { PACKAGE PIN C15   IOSTANDARD LVCMOS33 } [get ports {JB[6]}];#Sch
name = JB9
```

name = JB10

```
##Pmod Header JC
name = JC1
#set property -dict { PACKAGE PIN M18   IOSTANDARD LVCMOS33 } [get ports {JC[1]}];#Sch
name = JC2
name = JC3
#set property -dict { PACKAGE PIN P18  IOSTANDARD LVCMOS33 } [get ports {JC[3]}];#Sch
name = JC4
name = JC7
#set_property -dict { PACKAGE_PIN M19    IOSTANDARD LVCMOS33 } [get ports {JC[5]}];#Sch
name = JC8
#set_property -dict { PACKAGE_PIN P17  IOSTANDARD LVCMOS33 } [get_ports {JC[6]}];#Sch
name = JC9
#set property -dict { PACKAGE PIN R18    IOSTANDARD LVCMOS33 } [get ports {JC[7]}];#Sch
name = JC10
##Pmod Header JXADC
{JXADC[0]}; \#Sch name = XA1 P
{JXADC[1]}; \#Sch name = XA2 P
{JXADC[2]}; \#Sch name = XA3_P
{JXADC[3]}; \#Sch name = XA4 P
{JXADC[4]}; \#Sch name = XA1 N
{JXADC[5]}; {Sch name = XA2_N}
{JXADC[6]}; \#Sch name = XA3 N
{JXADC[7]}; \#Sch name = XA4 N
##VGA Connector
#set property -dict { PACKAGE PIN G19
                        IOSTANDARD LVCMOS33 } [get ports {vgaRed[0]}]
#set_property -dict { PACKAGE PIN H19
                        #set property -dict { PACKAGE PIN J19
                        IOSTANDARD LVCMOS33 } [get ports {vgaRed[2]}]
#set_property -dict { PACKAGE PIN N19
                        IOSTANDARD LVCMOS33 } [get_ports {vgaRed[3]}]
                        IOSTANDARD LVCMOS33 } [get ports {vgaBlue[0]}]
#set_property -dict { PACKAGE PIN N18
#set property -dict { PACKAGE PIN L18
                        IOSTANDARD LVCMOS33 } [get ports {vgaBlue[1]}]
#set property -dict { PACKAGE PIN K18
                        IOSTANDARD LVCMOS33 } [get ports {vgaBlue[2]}]
```

#set property -dict { PACKAGE PIN J18


IOSTANDARD LVCMOS33 } [get ports {vgaBlue[3]}]


```
{vgaGreen[0]}]
{vgaGreen[1]}]
{vgaGreen[2]}]
{vgaGreen[3]}]
#set_property -dict {    PACKAGE_PIN P19    IOSTANDARD LVCMOS33 }    [get_ports Hsync]
#set_property -dict {    PACKAGE_PIN R19    IOSTANDARD LVCMOS33 }    [get_ports Vsync]
##USB-RS232 Interface
##USB HID (PS/2)
#set property -dict { PACKAGE PIN C17  IOSTANDARD LVCMOS33  PULLUP true } [get ports
#set property -dict { PACKAGE PIN B17  IOSTANDARD LVCMOS33  PULLUP true } [get ports
PS2Data]
##Quad SPI Flash
##Note that CCLK 0 cannot be placed in 7 series devices. You can access it using the
##STARTUPE2 primitive.
#set_property -dict { PACKAGE_PIN D19
                           IOSTANDARD LVCMOS33 } [get ports {QspiDB[1]}]
#set property -dict { PACKAGE PIN G18
                           IOSTANDARD LVCMOS33 } [get ports {OspiDB[2]}]
#set_property -dict { PACKAGE PIN F18
                           IOSTANDARD LVCMOS33 } [get ports {QspiDB[3]}]
#set property -dict { PACKAGE PIN K19
                          IOSTANDARD LVCMOS33 } [get ports QspiCSn]
## Configuration options, can be used for all designs
set property CONFIG VOLTAGE 3.3 [current design]
set property CFGBVS VCCO [current design]
## SPI configuration mode options for QSPI boot, can be used for all designs
```

set\_property BITSTREAM.GENERAL.COMPRESS TRUE [current\_design]
set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]


set property CONFIG MODE SPIx4 [current design]


# Snippets from schematic and message tab after elaboration:







# <u>Snippets from schematic</u>, message tab, utilization and timing report after <u>synthesis</u>:









# <u>Snippets from schematic</u>, message tab, utilization and timing report after <u>implementation</u>:

