

i_Tx_Byte[7..0]
i_Clock
i_Tx_DV
Add0
r_Clock_Count[7..0]
Selector5
Selector6
Selector7
Selector8
Selector9
Selector4
Selector2
Selector3
LessThan0
Add1
r_Bit_Index[2..0]
r_Bit_Index[5..3]
r_Clock_Count[7..0]
LessThan1
eWideOr0
Selector10
Selector12
Selector11
r_Bit_Index[2..0]
r_SM_Main
i_Tx_DV
i_Bit_Index[2..0]
i_Clock_Count[7..0]
o_CLK/CS#
o_TX_DATA_BIT[3]
o_Tx_START_BIT
o_TX_STOP_BIT
o_Tx_Serial
o_Tx_Done-1
r_Tx_Data-[7..0]
eWideOr1
r_Tx_Data[7..0]
Selector13
Selector0
Selector1
r_Tx_Active-0
r_Tx_Active-1
Mux0
r_Tx_Active
o_Tx_Serial-reg0
r_Tx_Done-0
r_Tx_Done
o_Tx_Active
o_Tx_Serial
o_Tx_Done