

• Q[1]


> Code:

➤ Wave:

 $\therefore A = 1$, B = 0 and C = 1. $\therefore z1 = 0$

 \therefore D = 1, E = 0 and F = 0 \therefore z2 = 0

 \because sel = 1 \therefore out = 0 and out_bar = 1



Q[2]

≻Code:


```
■ Q2.v
    module Q_2(A,B,C,sel,D,out,out_bar);
    input[2:0] D;
    input A,B,C,sel;
    output reg out,out_bar ;
    reg out_AND,out_OR,out_XNOR ;
    always @(*) begin
        out_AND = D[0] & D[1];
        out_OR = D [2] | out_AND ;
        out_XNOR = \sim (A ^ B ^ C );
        if (sel == 1) begin
            out = out_XNOR ;
            out_bar = ~out_XNOR;
            out = out_OR ;
            out_bar = ~ out_OR;
20
    endmodule
```

➤ Wave:

• The input D is 3'b011 and The input A=1,B=0 and C =1.

```
∴out_AND = 1,out_OR =1 and out_XNOR =1
```

: sel =1 :.out = out_XNOR =1 and out_bar = not out_XNOR =0




• Q[3]


➤ Code:

```
module x4bit_adder(A,B,C,carry);
input [3:0] A,B;
output [3:0] C;
output carry;
assign {carry,C} = A + B;
endmodule
```

➤ Wave:



>Schematic:



• Q[4]


≻Code:

```
1 module decoder_2x4(A,D);
2 input [1:0]A;
3 output [3:0]D;
4 assign D = (A == 2'b00)? 4'b0001 :(A == 2'b01)? 4'b0010 :(A == 2'b10)? 4'b0100 : 4'b1000;
5 endmodule
```

➤ Wave:



➤ Schematic:



• Q[5]

➤ Code:

```
E:> Deploma karem > [not_extra]Assignmen_1 > E Q 5.v

1    module even_parity(A, out_with_parity);
2    input[7:0] A;
3    output [8:0] out_with_parity;
4    wire parity_bit;
5    assign parity_bit = ^ A;
6    assign out_with_parity = {A, parity_bit};
7    endmodule
```

➤ Wave:

• Even Parity If number of 1s is even, parity bit value is 0. If number of 1s is odd, parity bit value is 1.



• Q[6]

➤ Code:

```
module seven_segnment(A,B,opcode,Result,a,b,c,d,e,f,g,enable);
input [N-3:0] opcode ;
input enable ;
output reg [N-1:0] Result;
output reg a,b,c,d,e,f,g;
always @(*) begin
     // ALU operation
    case (opcode)
        2'b00: Result = A + B ;
2'b01: Result = A | B ;
         2'b10: Result = A - B;
2'b11: Result = A ^ B;
if (enable == 1'b1) begin
    case ( Result)
    4'b0000:begin a=1'b1;b= 1'b1;c=1'b1;d=1'b1;e=1'b1;f=1'b1;g=1'b0;end
    4'b0000:begin a=1'b1;b= 1'b1;c=1'b1;d=1'b1;e=1'b1;f=1'b1;g=1'b0;end
        4'b0001:begin a=1'b0;b= 1'b1;c=1'b1;d=1'b0;e=1'b0;f=1'b0;g=1'b0;end
4'b0010:begin a=1'b1;b= 1'b1;c=1'b0;d=1'b1;e=1'b1;f=1'b0;g=1'b1;end
         4'b0011:begin a=1'b1;b= 1'b1;c=1'b1;d=1'b1;e=1'b0;f=1'b0;g=1'b1;end
         4'b0100:begin a=1'b0;b= 1'b1;c=1'b1;d=1'b0;e=1'b0;f=1'b1;g=1'b1;end
         4'b0101:begin a=1'b1;b= 1'b0;c=1'b1;d=1'b1;e=1'b0;f=1'b1;g=1'b1;end
         4'b0110:begin a=1'b1;b= 1'b0;c=1'b1;d=1'b1;e=1'b1;f=1'b1;g=1'b1;end
         4'b0111:begin a=1'b1;b= 1'b1;c=1'b1;d=1'b0;e=1'b0;f=1'b0;g=1'b0;end
         4'b1000:begin a=1'b1;b= 1'b1;c=1'b1;d=1'b1;e=1'b1;f=1'b1;g=1'b1;end
         4'b1001:begin a=1'b1;b= 1'b1;c=1'b1;d=1'b1;e=1'b0;f=1'b1;g=1'b1;end
         4'b1010:begin a=1'b1;b= 1'b1;c=1'b1;d=1'b0;e=1'b1;f=1'b1;g=1'b1;end
         4'b1011:begin a=1'b0;b= 1'b0;c=1'b1;d=1'b1;e=1'b1;f=1'b1;g=1'b1;end
         4'b1100:begin a=1'b1;b= 1'b0;c=1'b0;d=1'b1;e=1'b1;f=1'b1;g=1'b0;end
         4'b1101:begin a=1'b0;b= 1'b1;c=1'b1;d=1'b1;e=1'b1;f=1'b0;g=1'b1;end
         4'b1110:begin a=1'b1;b= 1'b0;c=1'b0;d=1'b1;e=1'b1;f=1'b1;g=1'b1;end
         4'b1111:begin a=1'b1;b= 1'b0;c=1'b0;d=1'b0;e=1'b1;f=1'b1;g=1'b1;end
    endcase
end
      a=1'b0;b= 1'b0;c=1'b0;d=1'b0;e=1'b0;f=1'b0;g=1'b0;
```

➤ Wave:

Wave - Default					311115				
4 -	Msgs								
		(8					9		
👍 /seven_segnment/a	1'h0								
👍 /seven_segnment/b	1'h1								
🛨 🥠 /seven_segnment/B	4'hc	c					a		
👍 /seven_segnment/c	1'h1								
👍 /seven_segnment/d	1'h0								
👍 /seven_segnment/e	1'h0								
<pre>/seven_segnment/e</pre>	1'h1								
👍 /seven_segnment/f	1'h1								
👍 /seven_segnment/g	1'h1								
/seven_segnment/N	32'h00000004	0000000							
 √y /seven_segnment/o	2'h0	0		1	2	3			
- -4 /seven_segnment/	4'h4	4		С		4	3		