
Abdalrahman Ali Eltaher Group 2 Assignment 1


•Q[1]

> The Code:

The Wave :




The Schematic:




•Q[2]


> Code:

Wave:





> Schematic:




• Q[3]

> Code:

```
E Q1.v • F Q2.v • F Q3.v •
E:> Deploma karem > Assignment_1 > F Q3.v

1  /*This program is a set of logic gates
2  to implement a specific function
3  and the output is equal to 1 when A=0 B=1, C=1*/
4  //------
5  module logic_gate(A,B,C,F);
6  input A,B,C;
7  output F;
8  assign F = ((A ^ B) & (B ~^ C) & (C) );
9  endmodule
```


Wave :



Truth Table :




> Schematic:




- Q [4]
 - o Yes, NOR gate can be replaced by the comparator .
 - Code:

```
1  // NOR gate .
2  module nor_gate(A,F);
3  parameter N = 3;
4  input [N-1:0] A;
5  output F;
6  assign F = ~| A;
7
8  endmodule
```

Wave:



Schematic:



• Q[5]

> Code:

```
Deploma karem > Assignment.1 > E Q5.v

1    module ALU(A,B,A_invert,B_invert,Carry_In,operation,Carry_Out,Result);
2    input A,B,A_invert,B_invert,Carry_In;
3    input [1:0]operation;
4    output Carry_Out,Result;
5    wire z1,z2,y0,y1,y2;
6    assign z1 = (A_invert == 1)? ~A:A;
7    assign z2 = (B_invert == 1)? ~B:B;
8    assign y0 = z1 & z2;
9    assign y1 = z1 | z2;
10    assign {Carry_Out,y2} = Carry_In+z1+z2;
11    assign Result = (operation == 0)? y0 :(operation == 1)? y1 :y2;
12    endmodule
```

Wave:

```
○ \because A = 1, Ainvert=0 \therefore Z1=1 and \becauseB=1, Binvert=1 \therefore z2=0.
 \therefore y0=0, y1 = 1 and \because Carryin = 0 \therefore y2=1and Carryout=0.
 \because operation = 2'h2 \therefore Result = y2=1.
```



Schematic :

