

**Abdalrahman Ali Eltaher**

**Group 2**

**Assignment\_4\_extra**

- Q[1]

➤ Code :

```

Assignment_4_Extra > Q1_code.v
1 //dff_rst
2 module dff_rst(rst,clk,d,q);
3 input rst,clk,d;
4 output reg q;
5 always @(posedge clk or posedge rst) begin
6     if(rst)
7         q<=0;
8     else
9         q<=d;
10 end
11 endmodule
12 //xor
13 module xor_comb(a,b,c);
14 input a,b;
15 output c;
16 assign c = a^b;
17 endmodule
18 //dff_set
19 module dff_set(set,clk,d,q);
20 input set,clk,d;
21 output reg q;
22 always @(posedge clk or posedge set) begin
23     if(set)
24         q<=1;
25     else
26         q<=d;
27 end
28 endmodule
29 module LASER(clk,rst,set,out);
30 input set,rst,clk;
31 output [3:0]out ;
32 wire [3:0]internal_q;
33 wire in_xor;
34 //set
35 dff_set ff1(.clk(clk),.set(set),.d(internal_q[3]),.q(internal_q[0]));
36 //xor
37 xor_comb comb(.a(internal_q[0]),.b(internal_q[3]),.c(in_xor));
38 //rst
39 dff_rst ff2 (.clk(clk),.rst(rst),.d(in_xor),.q(internal_q[1]));
40 dff_rst ff3 (.clk(clk),.rst(rst),.d(internal_q[1]),.q(internal_q[2]));
41 dff_rst ff4 (.clk(clk),.rst(rst),.d(internal_q[2]),.q(internal_q[3]));
42 assign out = internal_q ;
43 endmodule

```


➤ Testbench:

```


Assignment_4_Extra > Q1_tb.v
1 module LASER_tb();
2 reg clk_tb,rst_tb,set_tb;
3 reg [3:0]out_expect;
4 wire [3:0] out_dut;
5 LASER dut(clk_tb,rst_tb,set_tb,out_dut);
6 initial begin
7     clk_tb=0;
8     forever
9         #1 clk_tb =~clk_tb;
10 end
11 initial begin
12     set_tb=1;rst_tb=1;out_expect=4'b0001;
13     @(negedge clk_tb);
14     if(out_expect!=out_dut)begin
15         $display("error: out_expect=%h,out_dut=%h",out_expect,out_dut);
16         $stop;
17     end
18     set_tb=0;rst_tb=0;
19     repeat(50)begin
20         @(negedge clk_tb);out_expect=4'b0010;
21         @(negedge clk_tb);out_expect=4'b0100;
22         @(negedge clk_tb);out_expect=4'b1000;
23         @(negedge clk_tb);out_expect=4'b0011;
24         @(negedge clk_tb);out_expect=4'b0110;
25         @(negedge clk_tb);out_expect=4'b1100;
26         @(negedge clk_tb);out_expect=4'b1011;
27         @(negedge clk_tb);out_expect=4'b0101;
28         @(negedge clk_tb);out_expect=4'b1010;
29         @(negedge clk_tb);out_expect=4'b0111;
30         @(negedge clk_tb);out_expect=4'b1110;
31         @(negedge clk_tb);out_expect=4'b1111;
32         @(negedge clk_tb);out_expect=4'b1101;
33         @(negedge clk_tb);out_expect=4'b1001;
34         @(negedge clk_tb);out_expect=4'b0001;
35     end
36     $stop;
37 end
38 endmodule

```

➤ Wave:



➤ Schematic:



➤ Q [2]

➤ Code:

```
Assignment_4_Extra > Q2_code.v
1 module full_half_adder(a,b,clk,cin,rst,sum,cout);
2 parameter WIDTH = 4, PIPELINE_ENABLE=1, USE_FULL_ADDER=1;
3 input clk,rst,cin;
4 input [WIDTH-1:0] a,b;
5 output reg [WIDTH-1:0] sum;
6 output reg cout;
7 generate
8 if(PIPELINE_ENABLE)begin
9 always @(posedge clk) begin
10 if(rst)begin
11 sum<=0;
12 cout<=0;
13 end
14 else begin
15 if(USE_FULL_ADDER)
16 (cout,sum)<=a+b+cin;
17 else 1
18 (cout,sum)<=a+b;
19 end
20 end
21 end
22 else begin
23 always @(*) begin
24 if(USE_FULL_ADDER)
25 (cout,sum)=a+b+cin;
26 else
27 (cout,sum)=a+b;
28 end
29 end
30 endgenerate
31 endmodule
```

➤ Testbench\_1: Where PIPELINE\_ENABLE =1 and USE\_FULL\_ADDER=1

```
Assignment_4_Extra > Q2_tb1.v
1 module full_half_adder1_tb();
2 parameter WIDTH_tb = 4, PIPELINE_ENABLE_tb=1, USE_FULL_ADDER_tb=1;
3 reg [WIDTH_tb-1:0] a_tb,b_tb,cout_expect,sum_expect;
4 reg clk_tb,rst_tb,cin_tb;
5 wire [WIDTH_tb-1:0] sum_dut;
6 wire cout_dut;
7 full_half_adder #(WIDTH_tb, PIPELINE_ENABLE_tb, USE_FULL_ADDER_tb) dut (a_tb,b_tb,clk_tb,cin_tb,rst_tb,sum_dut,cout_dut);
8 initial begin
9 clk_tb=0;
10 forever
11 #1 clk_tb=~clk_tb;
12 end
13 initial begin
14 rst_tb= 1; a_tb=$random; b_tb=$random; cin_tb=$random; cout_expect=0; sum_expect=0;
15 @(negedge clk_tb);
16 if((cout_dut,sum_dut)!=(cout_expect,sum_expect))begin
17 $display("error :cout_dut=%h, sum_dut=%h, cout_expect=, sum_expect", cout_dut, sum_dut, cout_expect, sum_expect);
18 $stop;
19 end
20 rst_tb = 0 ;
21 repeat(100)begin
22 a_tb=$random; b_tb=$random; cin_tb=$random;
23 @(negedge clk_tb);
24 (cout_expect,sum_expect)=a_tb+b_tb+cin_tb;
25 if((cout_dut,sum_dut)!=(cout_expect,sum_expect))begin
26 $display("error :cout_dut=%h, sum_dut=%h, cout_expect=, sum_expect", cout_dut, sum_dut, cout_expect, sum_expect);
27 $stop;
28 end
29 end
30 $stop;
31 end
32 endmodule
```


➤ Wave tb\_1:



➤ Testbench\_2 : Where PIPELINE\_ENABLE =1 and USE\_FULL\_ADDER=0

```
Assignment_4_Extra > Q2_tb2.v
1 module full_half_adder2_tb();
2 parameter WIDTH_tb = 4, PIPELINE_ENABLE_tb=1, USE_FULL_ADDER_tb=0;
3 reg [WIDTH_tb-1:0] a_tb,b_tb,sum_expect;
4
5 reg clk_tb,rst_tb,cin_tb,cout_expect;
6 wire [WIDTH_tb-1:0] sum_dut;
7 wire cout_dut;
8 full_half_adder #(WIDTH_tb, PIPELINE_ENABLE_tb, USE_FULL_ADDER_tb) dut (a_tb,b_tb,clk_tb,cin_tb,rst_tb,sum_dut,cout_dut);
9 initial begin
10 clk_tb=0;
11 forever
12 #1 clk_tb=~clk_tb;
13 end
14 initial begin
15 rst_tb= 1; a_tb=0; b_tb=0; cin_tb=0; cout_expect=0; sum_expect=0;
16 @(negedge clk_tb);
17 if((cout_dut,sum_dut)!=(cout_expect,sum_expect))begin
18 $display("error :cout_dut=%h, sum_dut=%h, cout_expect=, sum_expect", cout_dut, sum_dut, cout_expect, sum_expect);
19 $stop;
20 end
21 rst_tb = 0 ;
22 repeat(100)begin
23 a_tb=$random; b_tb=$random; cin_tb=$random;
24 @(negedge clk_tb);
25 (cout_expect,sum_expect)=a_tb+b_tb;
26 if((cout_dut,sum_dut)!=(cout_expect,sum_expect))begin
27 $display("error :cout_dut=%h, sum_dut=%h, cout_expect=, sum_expect", cout_dut, sum_dut, cout_expect, sum_expect);
28 $stop;
29 end
30 end
31 $stop;
32 end
33 endmodule
```


➤ Wave tb\_2:



➤ **Testbench\_3:** Where PIPELINE\_ENABLE = 0 and USE\_FULL\_ADDER=1

```
Assignment_4_Extra > Q2_tb3.v
1 module full_half_adder3_tb();
2 parameter WIDTH_tb = 4, PIPELINE_ENABLE_tb=0, USE_FULL_ADDER_tb=1;
3 reg [WIDTH_tb-1:0] a_tb, b_tb, sum_expect;
4
5 reg clk_tb, rst_tb, cin_tb, cout_expect;
6 wire [WIDTH_tb-1:0] sum_dut;
7 wire cout_dut;
8 full_half_adder #(WIDTH_tb, PIPELINE_ENABLE_tb, USE_FULL_ADDER_tb) dut (a_tb, b_tb, clk_tb, cin_tb, rst_tb, sum_dut, cout_dut);
9 initial begin
10     clk_tb=0;
11     forever
12         #1 clk_tb=~clk_tb;
13 end
14 initial begin
15     rst_tb= 1; a_tb=0; b_tb=0; cin_tb=0; cout_expect=0; sum_expect=0;
16     repeat(100)begin
17         a_tb=$random; b_tb=$random; cin_tb=$random;
18         {cout_expect, sum_expect}=a_tb+b_tb+cin_tb;
19         #10;
20         if({cout_dut, sum_dut}!={cout_expect, sum_expect})begin
21             $display("error :cout_dut=%h, sum_dut=%h, cout_expect=%h, sum_expect=%h", cout_dut, sum_dut, cout_expect, sum_expect);
22             $stop;
23         end
24     end
25     $stop;
26 end
27 endmodule
```


➤ **Wave tb\_3:**



➤ **Testbench\_4:** Where PIPELINE\_ENABLE = 0 and USE\_FULL\_ADDER=0

```
Assignment_4_Extra > Q2_tb4.v
1 module full_half_adder4_tb();
2 parameter WIDTH_tb = 4, PIPELINE_ENABLE_tb=0, USE_FULL_ADDER_tb=0;
3 reg [WIDTH_tb-1:0] a_tb, b_tb, sum_expect;
4
5 reg clk_tb, rst_tb, cin_tb, cout_expect;
6 wire [WIDTH_tb-1:0] sum_dut;
7 wire cout_dut;
8 full_half_adder #(WIDTH_tb, PIPELINE_ENABLE_tb, USE_FULL_ADDER_tb) dut (a_tb, b_tb, clk_tb, cin_tb, rst_tb, sum_dut, cout_dut);
9 initial begin
10     clk_tb=0;
11     forever
12         #1 clk_tb=~clk_tb;
13 end
14 initial begin
15     rst_tb= 1; a_tb=0; b_tb=0; cin_tb=0; cout_expect=0; sum_expect=0;
16     repeat(100)begin
17         a_tb=$random; b_tb=$random; cin_tb=$random;
18         {cout_expect, sum_expect}=a_tb+b_tb;
19         #10;
20         if({cout_dut, sum_dut}!={cout_expect, sum_expect})begin
21             $display("error :cout_dut=%h, sum_dut=%h, cout_expect=%h, sum_expect=%h", cout_dut, sum_dut, cout_expect, sum_expect);
22             $stop;
23         end
24     end
25     $stop;
26 end
27 endmodule
```

➤ **Wave tb\_4:**





## ➤ Q [3]

### ➤ Code:

```
Assignment_4_Extra > Q3_code.v
1 module shift_register(clk,rst,load,load_value,PO);
2 parameter SHIFT_DIRECTION = "LEFT" , SHIFT_AMOUNT = 1 ;
3 input clk,rst,load;
4 input[7:0] load_value;
5 output reg [7:0] PO ;
6 always @(posedge clk or posedge rst) begin
7     if(rst)
8         PO<=0;
9     else begin
10        if(load)
11            PO<=load_value;
12        else begin
13            if(SHIFT_DIRECTION=="LEFT")
14                PO<=PO << SHIFT_AMOUNT;
15            else
16                PO<=PO>>SHIFT_AMOUNT;
17        end
18    end
19 end
20 endmodule
```


### ➤ Testbench\_1: SHIFT\_DIRECTION\_tb = "LEFT"SHIFT\_AMOUNT\_tb= 1

```
Assignment_4_Extra > Q3_tb1.v
1 module shift_register1_tb();
2 parameter SHIFT_DIRECTION_tb = "LEFT" , SHIFT_AMOUNT_tb = 1 ;
3 reg clk_tb,rst_tb,load_tb;
4 reg [7:0] load_value_tb,PO_expect;
5 wire [7:0] PO_dut;
6 shift_register #(SHIFT_DIRECTION_tb,SHIFT_AMOUNT_tb) dut(clk_tb,rst_tb,load_tb,load_value_tb,PO_dut);
7 initial begin
8     clk_tb=0;
9     forever
10        #1 clk_tb=~clk_tb;
11 end
12 initial begin
13     rst_tb=1;PO_expect=0;load_tb=0;load_value_tb=0;
14     @(negedge clk_tb);
15     if(PO_dut!=PO_expect)begin
16         $display("error : PO_dut=%h,PO_expect=%h",PO_dut,PO_expect);
17         $stop;
18     end
19     rst_tb = 0 ;load_tb=1;
20     repeat (10)begin
21         load_value_tb = $random;
22         PO_expect = load_value_tb;
23         @(negedge clk_tb);
24         if(PO_dut!=PO_expect)begin
25             $display("error : PO_dut=%h,PO_expect=%h",PO_dut,PO_expect);
26             $stop;
27         end
28     end
29     load_tb=0;
30     repeat (10)begin
31         PO_expect = PO_expect<<SHIFT_AMOUNT_tb;
32         @(negedge clk_tb);
33         if(PO_dut!=PO_expect)begin
34             $display("error : PO_dut=%h,PO_expect=%h",PO_dut,PO_expect);
35             $stop;
36         end
37     end
38     load_tb=1;
39     repeat (10)begin
40         load_value_tb = $random;
41         PO_expect = load_value_tb;
42         @(negedge clk_tb);
43         if(PO_dut!=PO_expect)begin
44             $display("error : PO_dut=%h,PO_expect=%h",PO_dut,PO_expect);
45             $stop;
46         end
47     end
48     load_tb=0;
49     repeat (10)begin
50         PO_expect = PO_expect<<SHIFT_AMOUNT_tb;
51         @(negedge clk_tb);
52         if(PO_dut!=PO_expect)begin
53             $display("error : PO_dut=%h,PO_expect=%h",PO_dut,PO_expect);
54             $stop;
55         end
56     end
57     $stop;
58 end
59 endmodule
60
```


### ➤ Testbench\_2: SHIFT\_DIRECTION\_tb = "RIGHT" , SHIFT\_AMOUNT\_tb = 2

```
Assignment_4_Extra > Q3_tb2.v
1 module shift_register2_tb();
2 parameter SHIFT_DIRECTION_tb = "RIGHT" , SHIFT_AMOUNT_tb = 2 ;
3 reg clk_tb,rst_tb,load_tb;
4 reg [7:0] load_value_tb,PO_expect;
5 wire [7:0] PO_dut;
6 shift_register #(SHIFT_DIRECTION_tb,SHIFT_AMOUNT_tb) dut(clk_tb,rst_tb,load_tb,load_value_tb,PO_dut);
7 initial begin
8     clk_tb=0;
9     forever
10        #1 clk_tb=~clk_tb;
11 end
12 initial begin
13     rst_tb=1;PO_expect=0;load_tb=0;load_value_tb=0;
14     @(negedge clk_tb);
15     if(PO_dut!=PO_expect)begin
16         $display("error : PO_dut=%h,PO_expect=%h",PO_dut,PO_expect);
17         $stop;
18     end
19     rst_tb = 0 ;load_tb=1;
20     repeat (10)begin
21         load_value_tb = $random;
22         PO_expect = load_value_tb;
23         @(negedge clk_tb);
24         if(PO_dut!=PO_expect)begin
25             $display("error : PO_dut=%h,PO_expect=%h",PO_dut,PO_expect);
26             $stop;
27         end
28     end
29     load_tb=0;
30     repeat (10)begin
31         PO_expect = PO_expect>>SHIFT_AMOUNT_tb;
32         @(negedge clk_tb);
33         if(PO_dut!=PO_expect)begin
34             $display("error : PO_dut=%h,PO_expect=%h",PO_dut,PO_expect);
35             $stop;
36         end
37     end
38     load_tb=1;
39     repeat (10)begin
40         load_value_tb = $random;
41         PO_expect = load_value_tb;
42         @(negedge clk_tb);
43         if(PO_dut!=PO_expect)begin
44             $display("error : PO_dut=%h,PO_expect=%h",PO_dut,PO_expect);
45             $stop;
46         end
47     end
48     load_tb=0;
49     repeat (10)begin
50         PO_expect = PO_expect>>SHIFT_AMOUNT_tb;
51         @(negedge clk_tb);
52         if(PO_dut!=PO_expect)begin
53             $display("error : PO_dut=%h,PO_expect=%h",PO_dut,PO_expect);
54             $stop;
55         end
56     end
57     $stop;
58 end
59 endmodule
```


➤ Wave\_tb1 as load =1 ;




➤ Wave\_tb1 as load =0;



➤ Wave tb2 as load =0 :



➤ Wave tb2 as load = 1 ;



#FINALLY