Abdalrahman Ali Eltaher

**Group 2** 

Assignment\_4\_extra

## • Q[1]


### ➤ Code :

```
module dff_rst(rst,clk,d,q);
    input rst,clk,d;
    always @(posedge clk or posedge rst) begin
           q<=0;
            q<=d;
    endmodule
13 module xor_comb(a,b,c);
19 module dff_set(set,clk,d,q);
   input set,clk,d;
21 output reg q;
   always @(posedge clk or posedge set) begin
            q<=1;
            q<=d;
    endmodule
    module LASER(clk,rst,set,out);
30 input set,rst,clk;
31 output [3:0]out;
32 wire [3:0]internal_q;
    wire in_xor;
35 dff_set ff1(.clk(clk),.set(set),.d(internal_q[3]),.q(internal_q[0]));
37     xor_comb comb(.a(internal_q[0]),.b(internal_q[3]),.c(in_xor));
   dff_rst ff2 (.clk(clk),.rst(rst),.d(in_xor),.q(internal_q[1]));
40 dff_rst ff3 (.clk(clk),.rst(rst),.d(internal_q[1]),.q(internal_q[2]));
   dff_rst ff4 (.clk(clk),.rst(rst),.d(internal_q[2]),.q(internal_q[3]));
   assign out = internal_q ;
```


#### > Testbench:

```
module LASER_tb();
    reg clk_tb,rst_tb,set_tb;
    reg [3:0]out_expect;
    wire [3:0] out_dut;
    LASER dut(clk_tb,rst_tb,set_tb,out_dut);
    initial begin
        clk_tb=0;
        #1 clk_tb =~clk_tb;
11 initial begin
        set_tb=1;rst_tb=1;out_expect=4'b0001;
        @(negedge clk_tb);
        if(out_expect!=out_dut)begin
            $display("erorr: out_expect=%h,out_dut=%h",out_expect,out_dut);
            $stop;
        set_tb=0;rst_tb=0;
            @(negedge clk_tb);out_expect=4'b0010;
            @(negedge clk_tb);out_expect=4'b0100;
            @(negedge clk_tb);out_expect=4'b1000;
            @(negedge clk_tb);out_expect=4'b0011;
            @(negedge clk_tb);out_expect=4'b0110;
            @(negedge clk_tb);out_expect=4'b1100;
            @(negedge clk_tb);out_expect=4'b1011;
            @(negedge clk_tb);out_expect=4'b0101;
            @(negedge clk_tb);out_expect=4'b1010;
            @(negedge clk_tb);out_expect=4'b0111;
            @(negedge clk_tb);out_expect=4'b1110;
            @(negedge clk_tb);out_expect=4'b1111;
            @(negedge clk_tb);out_expect=4'b1101;
            @(negedge clk_tb);out_expect=4'b1001;
            @(negedge clk_tb);out_expect=4'b0001;
        $stop;
```

## ➤ Wave:



#### > Schematic:



**>** Q [2]

➤ Code:

```
Assignment_L Exha > % Co.codov

and could a full has f_ adder(a, b, clk, cln, rst, sum, cout);

parameter WIDTH - a, PIPELINE_ENABLE-1, USE_FULL_ADDER-1;

input [WIDTH-1:0] a, b;

output reg [WIDTH-1:0] sum;

output reg cout;

always @(posedge clk) begin

if (Piert)begin

sum<-0;

cout<-0;

always @(posedge clk) begin

if (USE_FULL_ADDER)

(cout, sum) <-a+b+cin;

else |

always @(posedge clk) |

cout<-0;

always @(sout, sum) <-a+b+cin;

else |

always @(sout, sum) <-a+b+cin;

else |

cout <-a+b+cin;

else |

always @(*) begin

if (USE_FULL_ADDER)

(cout, sum) =-a+b+cin;

else |

cout <-a+b+cin;

else |

cout <-a-b+cin;

else |

cout <-a-b
```

➤ Testbench\_1: Where PIPELINE\_ENABLE =1 and USE\_FULL\_ADDER=1

```
Assignment_4_Ebra > F Q2_tblv

module full_half_adder1_tb();

parameter NDTH_tb = 4_PIPELINE_ENABLE_tb=1_USE_FULL_ADDER_tb=1;

reg [WIDTH_tb-1:0] a _tb_b_tb_cout_expect, sum_expect;

reg [WIDTH_tb-1:0] sum_dut;

wire cout_dut;

full_half_adder #(WIDTH_tb,PIPELINE_ENABLE_tb,USE_FULL_ADDER_tb)dut (a_tb_b_tb_clk_tb,cin_tb,rst_tb,sum_dut,cout_dut);

intial begin

clk_tb=0;

forever

## clk_tb=clk_tb;

end

initial begin

rst_tb = 1;a_tb=$random;b_tb=$random;cin_tb=$random;cout_expect=0;sum_expect=0;

@(negedge_clk_tb);

if((cout_dut,sum_dut)!={cout_expect_sum_expect}))begin

$display("error :cout_dut=%h,sum_dut=%h, cout_expect=,sum_expect",cout_dut,sum_dut,cout_expect_,sum_expect);

$stop;

end

prepar(100)begin


a_tb=$random;b_tb=$random;cin_tb=$random;

@(negedge_clk_tb);


(cout_expect_sum_expect)=a_tbb_tb+cin_tb;

if((cout_dut_dut_sum_dut)={cout_expect_sum_expect}), sum_expect = 5, sum_expect = 5,
```


➤ Wave tb 1:



> Testbench\_2: Where PIPELINE\_ENABLE = 1 and USE\_FULL\_ADDER=0



➤ Wave tb\_2:



> Testbench\_3: Where PIPELINE\_ENABLE = 0 and USE\_FULL\_ADDER=1

```
Assignment_4_Ebta > F Q2_tb3.v

module full half_adder3_tb();

parameter WIDTH_tb = 4,PIPELINE_ENABLE_tb=0,USE_FULL_ADDER_tb=1;

reg [WIDTH_tb-1:0] a_tb,b_tb,sum_expect;

vire [WIDTH_tb-1:0]sum_dut;

vire cout_dut;

full_half_adder #(WIDTH_tb,PIPELINE_ENABLE_tb,USE_FULL_ADDER_tb)dut (a_tb,b_tb,clk_tb,cin_tb,rst_tb,sum_dut,cout_dut);

initial begin

clk_tb=0;

forever

l clk_tb=clk_tb;

end

initial begin

rst_tb= 1;a_tb=0;b_tb=0;cin_tb=0;cout_expect=0;sum_expect=0;

repeat(100)begin

a_tb=$random;b_tb=$random;cin_tb=$random;
{cout_expect,sum_expect}=a_tb+b_tb+cin_tb;

#10;

if((cout_dut,sum_dut)!={cout_expect,sum_expect})begin

ydisplay("error :cout_dut=%h,sum_dut=%h, cout_expect=,sum_expect",cout_dut,sum_dut,cout_expect,sum_expect);

$stop;

end

end


stop:

a_tout_expect,sum_expect);

stop;

end
```

## ➤ Wave tb\_3:



> Testbench\_4: Where PIPELINE\_ENABLE = 0 and USE\_FULL\_ADDER=0

```
Masignment_4_Ebta > E Q2_tb4y

    module full_half_adder4_tb();
    parameter WIDIH_tb = 4,PIPELINE_ENABLE_tb=0,USE_FULL_ADDER_tb=0;
    reg [WIDTH_tb-1:0] a_tb_b_tb,sum_expect;

    reg clk_tb,rst_tb,cin_tb,cout_expect;

    vire [WIDTH_tb-1:0]sum_dut;

    vire cout_dut;

    full_half_adder #(WIDTH_tb,PIPELINE_ENABLE_tb,USE_FULL_ADDER_tb)dut (a_tb,b_tb,clk_tb,cin_tb,rst_tb,sum_dut,cout_dut);

    initial begin

    clk_tb=0;
    forever


    #1 clk_tb=0;
    forever

    #1 clk_tb=-clk_tb;
    end
    initial begin

    rst_tb= 1;a_tb=0;b_tb=0;cin_tb=0;cout_expect=0;sum_expect=0;
    repeat(100)begin

    a_tb=$random;bt=$random;cin_tb=$random;
    {cout_expect,sum_expect}=a_tb+b_tb;
    #10;
    if({cout_dut,sum_dut}!={cout_expect,sum_expect})begin
    $display("error :cout_dut=%h,sum_dut=%h, cout_expect=,sum_expect",cout_dut,sum_dut,cout_expect,sum_expect);
    $stop;
    end
    end
    $stop;
    end
end
parameter WIDTH_tb = 4,PIPELINE_ENABLE_tb=0;USE_FULL_ADDER_tb=0;
    initial begin
    clk_tb=0;
    forever
    #1 clk_tb=0;
    forever
    #1 clk_tb=0;
    repeat(100)begin
    a_tb=$random;bt=$random;cin_tb=$random;
    {cout_expect,sum_expect}=a_tb+b_tb;
    #10;
    if({cout_dut,sum_dut}!={cout_expect,sum_expect})begin
    $display("error :cout_dut=%h,sum_dut=%h, cout_expect=,sum_expect",cout_dut,sum_dut,cout_expect,sum_expect);
    $stop;
    end
end
stopping
parameter WIDTH_tb=1;
    initial begin
    clk_tb=0;
    initial begin
    initial be
```

### ➤ Wave tb 4:



## **>** Q [3]

> Code:

➤ Testbench\_1: shift\_direction\_tb = "Left"Shift\_amount\_tb=1

> Testbench\_2: SHIFT\_DIRECTION\_tb = "RIGHT" , SHIFT\_AMOUNT\_tb = 2

```
Assignment A Entra > E O3.102v

souls beth; registers(t);

parameter SHIF_DIRECTION_tb = "EIGHT", SHIFF_AMOUNT_tb = 2;


reg (7:0) load_value_tb,PO_expect;

size [7:0] PO_dut;


size [7:19] PO_dut;

s
```


## ➤ Wave\_tb1 as load =1;




## ➤ Wave\_tb1 as load =0;



#### ➤ Wave tb2 as load =0:



# $\triangleright$ Wave tb2 as load = 1;



## **#FINALLY**