

Q[1]

Type of errors:


- 1- Multiple drivers on out1
- 2- Possible division by zero
- 3- Bit-width mismatch between ns and in1
- 4- r1 is unused
- 5- Inconsistent reset logic
- 6- Use of 1'bx in synthesis

Q [2]

```
module detect_010(X,clk,rst,Y,count);
     parameter IDLE =2'b00;
parameter ZERO = 2'b01;
 3
 4
     parameter ONE = 2'b10;
     parameter STORE = 2'b11;
 8
     input X,clk,rst;
 9
     output reg Y;
output reg [9:0] count;
10
11
12
13
     //current state (cs) and next state(ns)
14
     reg [1:0] cs , ns;
15
     //next state
always @(*) begin
case (cs)
16
17
18
               IDLE:
19
20
                   begin
                        if(X)
21
22
                             ns = IDLE;
23
                         else
24
                             ns = ZERO;
25
                    end
               ZERO:
26
27
                   begin
                        if(X)
28
                             ns = ONE;
30
                        else
31
                             ns = ZERO;
32
                    end
33
               ONE:
34
                    begin
                        if(X)
35
                             ns = IDLE;
36
37
                        else
38
                             ns = STORE;
39
               STORE:
40
41
                   begin
42
                        if(X)
43
                            ns = IDLE;
44
                        else
45
                             ns = ZERO;
46
               default: ns = IDLE ;
47
48
          endcase
49
     end
50
51
     // state memory
     always @(posedge clk or posedge rst ) begin
          if(rst)
53
54
              cs <= IDLE;
55
          else
56
              cs <= ns ;
57
     end
58
     // output logic
     always @(posedge clk or posedge rst ) begin
if (rst)begin
60
61
62
               count <= 0;
               Y <= 0;
63
          end
64
65
          else begin
66
               case (cs)
                         : Y <= 0;
: Y <= 0;
                   IDLE
67
                   ZERO
                           : Y <= 0;
69
                   ONE
70
                   STORE :
71
                        begin
                            Y <= 1 ;
count <= count+1;
72
73
74
                        end
75
               endcase
76
          end
77
     end
78
     endmodule
79
```

```
module detect_010_tb();
 1
 2
 3
    reg X_tb,clk_tb,rst_tb;
 4
    wire Y_dut;
 5
 6
    wire [9:0] count_dut;
 7
 8
    detect_010 dut(X_tb,clk_tb,rst_tb,Y_dut,count_dut);
 9
10
    //clock generation.
11
    initial begin
12
        clk_tb=0;
13
        forever
             #1 clk_tb = \sim clk_tb;
14
15
    end
16
    initial begin
17
        //reset
18
        rst_tb = 1;
19
        @(negedge clk_tb);
20
        rst_tb = 0;
21
        //x = 0
22
        repeat(100)begin
            X_{tb} = \$random;
23
24
             @(negedge clk_tb);
25
        end
26
        $stop;
27
    end
28
   endmodule
```

Wave:




Q [3]


```
module seq_detector(clk,rst,in,y);
2
          parameter S0 = 2'b00;
parameter S1 = 2'b01;
3
4
5
          parameter S2 = 2'b10;
 6
          parameter S3 = 2'b11;
7
8
          input clk,rst,in;
9
10
          output y;
11
12
          //current state (cs) and next state (ns)
13
          reg [1:0] cs,ns;
14
15
          //next state
16
          always @(*) begin
17
              case (cs)
18
                  S0:
19
                      begin
                          if(in)
20
21
                              ns = S1;
22
                           else
23
                             ns = 50;
                      end
24
25
                  S1:
26
                      begin
27
                          if(in)
28
                             ns = S2;
29
                           else
30
                             ns = S1;
31
                       end
32
                  52:
33
                      begin
34
                          if(in)
35
                              ns = S3;
36
                          else
37
                              ns = S2;
                      end
38
39
                  53:
40
                      begin
41
                          if(in)
42
                            ns = S1;
43
44
                              ns = 50;
45
                      end
46
                  default: ns =S0;
47
              endcase
48
          end
49
50
          //state memory.
          always @(posedge clk or posedge rst) begin
51
52
              if(rst)
53
                 cs<=S0;
54
              else
55
                 cs<=ns;
56
          end
57
58
          //output logic.
59
          assign y = (cs ==S2 && in )? 1:0;
68
61
      endmodule
62
```

```
1
    module seq_detector_tb();
 2
 3
    reg clk_tb,rst_tb,in_tb;
 4
    wire
         y_dut;
 5
    seq_detector dut (clk_tb,rst_tb,in_tb,y_dut);
    //generate clock
 6
 7
    initial begin
 8
        clk_tb=0;
9
        forever
10
        #1 clk_tb=~clk_tb;
    end
11
12
    initial begin
13
        rst_tb = 1;
14
        @(negedge clk_tb);
15
        rst_tb = 0;
16
        repeat (100)begin
17
             in_tb = $random;
18
             @(negedge clk_tb);
19
        end
20
        $stop;
21
    end
22
    endmodule
```


Wave:




Linting snippet free from warnings or errors:




Snippets from the schematic after the elaboration:




Snippets from the message after the elaboration:



Snippets from the message after the synthesis:




Snippets from the schematic after the synthesis:



Snippets from the utilization after the synthesis:

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
N seq_detector		3	2	4	1

Snippets from the timing after the synthesis:



Constraint file

```
## Clock signal
   create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
  10 ##Buttons
11
  12
13 ## Configuration options, can be used for all designs
  set_property CONFIG_VOLTAGE 3.3 [current_design]
15
  set_property CFGBVS VCCO [current_design]
16
   ## SPI configuration mode options for QSPI boot, can be used for all designs
  set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
18
19
   set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
20
   set_property CONFIG_MODE SPIx4 [current_design]
21
```


Snippet from the message after implementation:




Snippet from the utilization after implementation:

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)	
N seq_detector	3	2	1	3	2	4	1	

Snippet from the timing after implementation:



Snippet from the device after implementation:



Q [4]


```
module rom_8x4_sync(clk,rst,addres,data_out);
 1
 2
        input clk,rst;
 3
        input [2:0]addres;
 4
 5
 6
        output reg [3:0]data_out;
 7
        always @(posedge clk ) begin
 8
9
            if(rst)
10
                data_out<=0;
11
            else begin
12
                case (addres)
13
                     0:data out <= 4'b0001;
14
                     1:data_out <= 4'b0010;
15
                     2:data out <= 4'b0100;
                     3:data_out <= 4'b1000;
16
17
                     4:data out <= 4'b0001;
                     5:data_out <= 4'b0010;
18
19
                     6:data_out <= 4'b0100;
20
                     7:data out <= 4'b1000;
21
                     default: data_out = 4'b0000;
22
                endcase
23
            end
24
        end
    endmodule
25
26
```

```
module rom_8x4_sync_tb();
         reg clk_tb,rst_tb;
 4
         reg [2:0]addres_tb
              [3:0]data_out_expect;
         reg
         wire [3:0]data_out_dut;
 8
         rom_8x4_sync dut(clk_tb,rst_tb,addres_tb,data_out_dut);
 9
10
         initial begin
11
             clk_tb=0;
12
13
                  #1 clk_tb=~clk_tb;
14
         end
         initial begin
15
              rst tb = 1;data out expect=0;
16
              @(negedge clk_tb);
18
              rst_tb =0;
19
20
              //read from addres 0
              addres_tb = 0 ; data_out_expect = 4'b0001;
21
22
              @(negedge clk_tb )
23
              if(data_out_dut != data_out_expect)begin
24
                  $display ("error : data_out_dut = %h,data_out_expect=%h",data_out_dut,data_out_expect);
25
                  $stop;
26
              end
27
              //read from addres 1
29
              addres_tb = 1 ; data_out_expect = 4'b0010;
              @(negedge clk_tb )
30
31
              if(data_out_dut != data_out_expect)begin
                  $display ("error : data_out_dut = %h,data_out_expect=%h",data_out_dut,data_out_expect);
32
33
                  $stop;
              end
34
35
              //read from addres 2
36
              addres_tb = 2 ; data_out_expect = 4'b0100;
37
              @(negedge clk_tb )
38
39
              if(data_out_dut != data_out_expect)begin
40
                  $display ("error : data_out_dut = %h,data_out_expect=%h",data_out_dut,data_out_expect);
41
                  $stop;
              end
42
43
             //read from addres 3
45
             addres_tb = 3 ; data_out_expect = 4'b1000;
@(negedge clk_tb )
47
             if(data_out_dut != data_out_expect)begin
                 $display ("error : data_out_dut = %h,data_out_expect=%h",data_out_dut,data_out_expect);
48
49
50
51
             52
53
54
55
56
                 $stop;
57
58
59
             //read from addres 5
addres_tb = 5 ; data_out_expect = 4'b0010;
60
61
62
             @(negedge clk_tb )
if(data_out_dut != data_out_expect)begin
63
64
                 $display ("error : data_out_dut = %h,data_out_expect=%h",data_out_dut,data_out_expect);
65
                 $stop;
66
67
             //read from addres 6
68
             addres_tb = 6; data_out_expect = 4'b0100;
@(negedge clk_tb)
if(data_out_dut != data_out_expect)begin
69
70
72
                 $display ("error : data_out_dut = %h,data_out_expect=%h",data_out_dut,data_out_expect);
73
                 $stop;
74
75
             //read from addres 7
             addres_tb = 7 ; data_out_expect = 4'b1000;
@(negedge clk_tb )
if(data_out_dut != data_out_expect)begin
77
78
79
                 $display ("error : data_out_dut = %h,data_out_expect=%h",data_out_dut,data_out_expect);
80
                 $stop;
82
83
             $display ("testbench is correct ^ ^");
84
85
         end
87
     endmodule
```


wave:




Linting snippet free from warnings or errors:




Snippets from the schematic after the synthesis:



Snippets from the schematic after the synthesis:



Snippet from the device after implementation:



Q [5]

```
    Debionalización y Wszikimentojevna y = Goleones

     module CRC detect(clk,reset n,data in,data valid,crc);
  2
          input clk,reset_n,data_in,data_valid;
  3
  4
          output reg [3:0] crc;
  5
  6
          wire xor_out_1,xor_out_2;
  7
  8
          assign xor out 1 = data in^crc[3];
  9
          assign xor_out_2 = crc[0]^crc[3];
 10
 11
          always @(posedge clk or negedge reset_n) begin
 12
 13
               if(~reset_n)
                   crc<=0;
 14
              else begin
 15
                   if(data_valid) begin
 16
                        crc[0] <= xor_out_1;</pre>
 17
                        crc[1] <= xor_out_2;</pre>
 18
                        crc[2] <= crc[1];</pre>
 19
                        crc[3] <= crc[2];
 20
 21
                   end
 22
              end
          end
 23
     endmodule
 24
 25
```

```
1
    module CRC_detect_tb();
 2
 3
    reg clk,reset_n,data_in,data_valid;
 4
    wire [3:0]crc_dut;
 5
    CRC_detect dut (clk,reset_n,data_in,data_valid,crc_dut);
 6
    initial begin
 7
        clk = 0;
 8
        forever
9
             #1 clk = \sim clk;
10
    end
    initial begin
11
12
        //reset n
13
        reset_n = 0 ; data_valid = 1;
14
        @(negedge clk);
15
        reset_n = 1;
16
17
        //insert message.
18
       data_in = 1 ; @(negedge clk);
19
       data_in = 0 ; @(negedge clk);
       data_in = 1 ; @(negedge clk);
20
       data_in = 1 ; @(negedge clk);
21
22
       data_in = 0 ; @(negedge clk);
23
       data_in = 0 ; @(negedge clk);
24
       data_in = 1 ; @(negedge clk);
25
       data_in = 0 ; @(negedge clk);
26
       data_in = 0 ; @(negedge clk);
27
       data_in = 0 ; @(negedge clk);
28
       data_in = 0 ; @(negedge clk);
29
       if (crc_dut != 4'b1010)begin
             $display("error : crc_dut =%h",crc_dut);
30
31
             $stop;
32
       end
33
        $display("testbench is correct ^_^ ");
34
        $stop;
35
    end
    endmodule
36
```

Wave:

