# Digital IC Design


Project : DSP48A1


PREPARED BY: ABD ALRAHMAN ALI ELTAHER

# **FPGA Board Used**: xc7a200tffg1156-3

# Xilinx Spartan-6 FPGA Board








```
Code:
```

```
// Mux with dff
 1
    module Mux with dff(clk,en,rst,d,out);
 2
    parameter opmode = 1, RSTYPE = "SYNC", size = 18;
 3
 4
    input clk,en,rst;
    input [size-1:0] d;
 5
    output reg [size-1:0]out;
 7 ∨ generate
         if(opmode)begin
8 ~
             if(RSTYPE == "SYNC") begin
 9 🗸
10 V
                 always @(posedge clk) begin
11 Y
                     if(rst)
12
                          out<=0;
13 V
                     else begin
14 V
                          if(en)
15
                              out<=d;
16
                     end
17
                 end
             end
18
             else begin
19 V
                 always @(posedge clk or posedge rst) begin
20 V
21 V
                     if(rst)
22
                          out<=0;
23 \
                     else begin
24 V
                          if(en)
25
                              out<=d;
26
                     end
27
                 end
28
             end
         end
29
         else begin
30 V
             always @(*) begin
31 \
32
                 out = d;
33
             end
34
         end
    endgenerate
35
     endmodule
36
```


```
34 module DSP48A1(A,B,C,D,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE,PCIN,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
  36 parameter AOREG = 0,AIREG=1,BOREG=0,BIREG=1,CREG=1,DREG=1,DREG=1,PREG=1,CARRYINREG=1,CARRYUNTEG=1,OPMODEFEG = 1,CARRYINSEL="OPMODE5",B INPUT="DIRECT",RSTTYPE="SYNC";
  37 //input.
  38 input [17:0]A,B,D,BCIN;
  39 input [47:0] PCIN,C;
  40 input [7:0]OPMODE;
  41 input CLK, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
  42 //output
  43 output [47:0] PCOUT,P;
  44 output [17:0]BCOUT;
  45 output [35:0] M;
  46 output CARRYOUT, CARRYOUTF;
  47 //wire.
  48
        wire CYI_in,CYI_out,CYO_in;
  49 wire [17:0]B_INPUT_WIRE,D_out,B0_out,A0_out,B1_in,B1_out,A1_out,Pre_Adder_Subtracter;
  50 wire[47:0] post_Adder_Subtracter,C_out,concat,out_z,out_x,multipler_out_48;
  51 wire [7:0]OPMODE out:
  52 wire [35:0] multipler_in,multipler_out;
  53 // B or BCIN or 0
  54 assign B_INPUT_WIRE=(B_INPUT == "DIRECT")?B:(B_INPUT == "CASCADE")?BCIN:0;
       //DREG ,B0 out,A0REG and CREG
  56 Mux_with_dff #(.opmode(BOREG),.size(18),.RSTYPE(RSTTYPE))b0reg(.clk(CLK),.en(CEB),.rst(RSTB),.d(B_INPUT_WIRE),.out(B0_out));
  57 Mux_with_dff #(.opmode(A0REG),.size(18),.RSTYPE(RSTTYPE))a0reg(.clk(CLK),.en(CEA),.rst(RSTA),.d(A),.out(A0_out));
  58 \quad \text{Mux\_with\_dff \#(.opmode(DREG),.size(18),.RSTYPE(RSTTYPE))} \\ dreg(.clk(CLK),.en(CED),.rst(RSTD),.d(D),.out(D\_out)); \\ 38 \quad \text{Mux\_with\_dff \#(.opmode(DREG),.size(18),.en(CED),.rst(RSTD),.d(D),.out(D\_out));} \\ 38 \quad \text{Mux\_with\_dff \#(.opmode(DREG),.size(18),.en(CED),.rst(RSTD),.d(D),.out(D\_out));} \\ 38 \quad \text{Mux\_with\_dff \#(.opmode(DREG),.size(18),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en(CED),.en
       Mux_with_dff #(.opmode(CREG),.size(48),.RSTYPE(RSTTYPE))creg(.clk(CLK),.en(CEC),.rst(RSTC),.d(C),.out(C_out));
  60 // Pre Adder Subtracter
  61 Mux_with_dff #(.opmode(OPMODEREG),.size(1),.RSTYPE(RSTTYPE))opmode6(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[6]),.out(OPMODE_out[6]));
  62 assign Pre_Adder_Subtracter =(OPMODE_out[6] == 1)? (D_out-B0_out):(D_out+B0_out);
        // select Pre_Adder_Subtracter or B0_out
  64 Mux with dff #(.opmode(OPMODEREG),.size(1),.RSTYPE(RSTTYPE))opmode4(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[4]),.out(OPMODE out[4]));
  65 assign B1_in = (OPMODE_out[4]== 1)? Pre_Adder_Subtracter:B0_out;
       // A1REG and B1REG
  67 Mux_with_dff #(.opmode(B1REG),.size(18),.RSTYPE(RSTTYPE))b1reg(.clk(CLK),.en(CEB),.rst(RSTB),.d(B1_in),.out(B1_out));
  68 Mux_with_dff #(.opmode(A1REG),.size(18),.RSTYPE(RSTTYPE))a1reg(.clk(CLK),.en(CEA),.rst(RSTA),.d(A0_out),.out(A1_out));
 69 // multipler operation.
 70 assign BCOUT=B1_out;
 71 assign multipler_in = B1_out*A1_out;
 72 //MREG
 73 Mux_with_dff #(.opmode(MREG),.size(36),.RSTYPE(RSTTYPE))mreg(.clk(CLK),.en(CEM),.rst(RSTM),.d(multipler_in),.out(multipler_out));
 74 //buffer M
 75  assign M = ~(~multipler_out);
 76 //(multipler_out_48) is 48 bit
 77 assign multipler_out_48=multipler_out;
 78 // concatination.
 79 assign concat ={D_out[11:0],A1_out,B1_out};
 80 //Mux 4 x
 81 Mux_with_dff #(.opmode(OPMODEREG),.ssize(2),.RSTYPE(RSTTYPE))opcode10(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[1:0]),.out(OPMODE_out[1:0]));
 82 assign out x =(OPMODE out[1:0] == 2'b00)? 48'd0:(OPMODE out[1:0] == 2'b01)? multipler out 48:(OPMODE out[1:0] == 2'b10)? P: concat;
 84 \quad \textbf{Mux\_with\_dff} \ \ \#(.opmode(OPMODEREG),.size(2),.RSTYPE(RSTTYPE)) opcode \\ 32(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[3:2]),.out(OPMODE_out[3:2]));
 85 assign out_z =(OPMODE_out[3:2] == 2'b00)? 48'd0:(OPMODE_out[3:2] == 2'b01)? PCIN:(OPMODE_out[3:2] == 2'b10)? P: C_out ;
 87 Mux_with_dff #(.opmode(OPMODEREG),.size(1),.RSTYPE(RSTTYPE))opmode5(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[5]),.out(OPMODE_out[5]));
 88 assign CYI_in=(CARRYINSEL == "OPMODE5")?OPMODE_out[5]:(CARRYINSEL == "CARRYIN")?CARRYIN:0;
 90 Mux with dff #(.opmode(CARRYINREG),.size(1),.RSTYPE(RSTTYPE))cyireg(.clk(CLK),.en(CECARRYIN),.rst(RSTCARRYIN),.d(CYI in),.out(CYI out));
 91 // post Adder Subtracter
 92 Mux_with_dff #(.opmode(OPMODEREG),.size(1),.RSTYPE(RSTTYPE))opmode7(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[7]),.out(OPMODE_out[7]));
      assign {CYO_in,post_Adder_Subtracter} = (OPMODE_out[7] == 1)? (out_z-(out_x+CYI_out)):(out_z+out_x+CYI_out);
 94 // PREG
 95 Mux_with_dff #(.opmode(PREG),.size(48),.RSTYPE(RSTTYPE))preg(.clk(CLK),.en(CEP),.rst(RSTP),.d(post_Adder_Subtracter),.out(P));
 96 assign PCOUT = P:
      // CYO
 97
 98 Mux_with_dff #(.opmode(CARRYOUTREG),.size(1),.RSTYPE(RSTTYPE))cyoreg(.clk(CLK),.en(CECARRYIN),.rst(RSTCARRYIN),.d(CYO_in),.out(CARRYOUT));
 99 assign CARRYOUTF =CARRYOUT;
100 endmodule
```

### **Testbench:**


### Path 1




### Path 2



#### • Path 3



Path 4



#### Testbench code:

```
parameter A0REG= 0,A1REG=1,B0REG_tb=0,B1REG=1,CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,CARRYOUTREG=1,CARRYINSEL="OPMODES",B_INPUT="DIRECT",RSTTYPE="SYNC";
                    //input
                    reg [17:0]A,B,D,BCIN;
                  reg [47:0] PCIN,C;
                   reg [7:0]OPMODE;
                    reg CLK, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
                    //out dut
                    wire [47:0] PCOUT_dut,P_dut;
 10
                  wire [17:0]BCOUT_dut;
 11
                  wire [35:0] M dut ;
 12
                  wire CARRYOUT_dut,CARRYOUTF_dut;
                   //output expect
 14
                    reg [47:0] PCOUT_expect,P_expect;
15
                  reg [17:0]BCOUT_expect;
 16
                  reg [35:0] M_expect;
                  reg CARRYOUT_expect; CARRYOUTF_expect;
 17
 18
                    // instantiation
 19
                    DSP48A1 #( AOREG,A1REG,BOREG_tb,B1REG,CREG,DREG,MREG,PREG,CARRYINREG,CARRYUTREG,OPMODEREG ,CARRYINSEL,B_INPUT,RSTTYPE)dut(A,B,C,D,CLK,CARRYIN,
                                                                                 OPMODE, BCIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN,
 20
21
                                                                                 CEOPMODE,PCIN,BCOUT_dut,PCOUT_dut,P_dut,M_dut,CARRYOUT_dut,CARRYOUTF_dut);
                     initial begin
22
 23
                                     CLK = 0;
 24
                                       forever
 25
                                                       #1 CLK = ~ CLK ;
 26
                     initial begin
27
 28
                                      //verify reset operation.
                                      RSTA=1;RSTB=1;RSTM=1;RSTP=1;RSTC=1;RSTD=1;RSTCARRYIN=1;RSTOPMODE=1;CEA=1;CEB=1;CEM=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1;CEC=1
 29
 30
                                      A = $random;B= $random;D= $random;BCIN= $random;PCIN= $random;C= $random;OPMODE= $random;CARRYIN= $random;
 31
                                      @(negedge CLK);
 32
                                           PCOUT_expect=0;P_expect=0;BCOUT_expect=0;CARRYOUT_expect=0;CARRYOUTF_expect=0; M_expect =0;
 33
                                      if(PCOUT_dut !=PCOUT_expect || P_dut !=P_expect || BCOUT_dut !=BCOUT_expect || M_dut !=M_expect || CARRYOUT_dut != CARRYOUT_dut != CARRYOUTF_dut != CARRYOUTF_d
 34
                                                       $display("error : P_dut=%h,P_expect =%h ",P_dut,P_expect);
 35
                                                    $stop:
 36
  37
                                      RSTA=0; RSTB=0; RSTD=0; RSTC=0; RSTC
                                      //verify dsp path 1
 38
 39
                                      OPMODE = 8'b11011101;
 40
                                      A = 20;B=10;C=350;D=25;
41
                                      BCIN = $random; PCIN= $random; CARRYIN= $random;
 42
                                      @(negedge CLK);
 43
                                     @(negedge_CLK):
                                    @(negedge CLK);
@(negedge CLK);
 44
  45
 46
                                           BCOUT expect = 'hf ;M expect='h12c;P expect='h32;PCOUT expect='h32;CARRYOUT expect=0;CARRYOUTF expect=0;
  47
                                     if(PCOUT_dut !=PCOUT_expect || P_dut !=P_expect || BCOUT_dut !=BCOUT_expect || M_dut !=M_expect || CARRYOUT_dut != CARRYOUT_expect || CARRYOUT_exp
  48
                                                   $display("error : P_dut=%h,P_expect =%h ",P_dut,P_expect);
                                                  $stop;
 50
                                    end
                                     //verify dsp path 2 .
 51
52
53
54
55
56
57
58
                                    OPMODE =8'b00010000;
                                      A = 20;B=10;C=350;D=25;
                                     BCIN =$random;PCIN=$random;CARRYIN=$random;
                                    @(negedge CLK);
                                     @(negedge CLK):
                                    @(negedge CLK);

BCOUT_expect = 'h23; M_expect = 'h2bc; P_expect =0; PCOUT_expect =0; CARRYOUT_expect = 0; CARRYOUTF_expect = 0;
                                    59
60
                                 pdispl

stop;
end
//
 61
62
                                  // verify dsp path 3.
OPMODE = 8'b00001010;
  63
64
                                    A = 20;B=10;C=350;D=25;
BCIN =$random;PCIN=$random;CARRYIN=$random;
 65
66
67
68
                                    @(negedge CLK);
@(negedge CLK);
                                  @(negdage CLK);


BCOUT_expect = 'ha; M_expect = 'hc8;

if(PCOUT_dut !=PCOUT_expect || P_dut !=P_expect || BCOUT_dut !=BCOUT_expect || M_dut !=M_expect || CARRYOUT_dut != CARRYOUT_expect || CARRYOUT_expec
 69
70
71
72
73
  74
75
76
77
                                    // verify dsp path 4.
| OPMODE = 8'bi0100111;
A = 5; B = 6; C = 350; D = 25; PCIN = 3000; BCIN =$random; CARRYIN=$random;
  78
79
                                     @(negedge CLK);
                                     @(negedge CLK);
  80
81
                                    @(negedge CLK);

BCOUT_expect = 'h6; M_expect = 'h1e;P_expect = 'hfe6fffec0bb1;PCOUT_expect = 'hfe6fffec0bb1; CARRYOUT_expect = 1;CARRYOUT_expect = 1;
 82
83
                                     @(negedge CLK);
                                     if(PCOUT_dut !=PCOUT_expect || P_dut !=P_expect || BCOUT_dut !=BCOUT_expect || M_dut !=M_expect || CARRYOUT_dut != CARRYOUT_expect || CARRYOUTF_dut != CARRYOUTF_cout != CARRYOUTF_dut != CARRYOU
  24
                                                  $display("error : P_dut=%h,P_expect =%h ",P_dut,P_expect);
                                                  $stop;
                                     end
  86
                                     //stop
 88
                                  $stop;
                    endmodule
```

# Do file: | run\_project - Notepad | File Edit Format View Help | Vlib work | vlog project\_code.v project\_tb.v | vsim -voptargs=+acc work.DSP48A1\_tb | add wave \* run -all | #quit -sim

#### Wave:




#### **Elaboration**

#### Messages:



### **Schematic:**



# > Synthesis:

#### Messages:




### **Utilization:**

Name 1	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740 )	Bonded IOB (500)	BUFGCTRL (32)
∨ N DSP48A1	309	160	1	327	1
a1reg (Mux_with_dff	0	18	0	0	0
<b>I</b> b1reg (Mux_with_dff	0	18	0	0	0
creg (Mux_with_dffp	0	48	0	0	0
cyireg (Mux_with_dff	2	1	0	0	0
cyoreg (Mux_with_dff	0	1	0	0	0
dreg (Mux_with_dffp	0	18	0	0	0
mreg (Mux_with_dff	0	0	1	0	0
opcode10 (Mux_with_d	145	2	0	0	0
opcode32 (Mux_with_d	123	2	0	0	0
opmode4 (Mux_with_d	18	1	0	0	0
opmode5 (Mux_with_d	0	1	0	0	0
opmode6 (Mux_with_d	17	1	0	0	0
opmode7 (Mux_with_d	3	1	0	0	0
■ preg (Mux_with_dffp	0	48	0	0	0

### Timing:


esign Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.366 ns	Worst Hold Slack (WHS):	0.182 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	106	Total Number of Endpoints:	106	Total Number of Endpoints:	162

# schematic:



# > Implementation

#### Messages:



#### Utilization

Name 1	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740	Bonded IOB (500)	BUFGCTRL (32)
∨ N DSP48A1	308	179	127	308	51	1	327	1
a1reg (Mux_with_dff	0	18	9	0	0	0	0	0
<b>■ b1reg</b> (Mux_with_dff	0	36	14	0	0	0	0	0
creg (Mux_with_dffp	0	48	19	0	0	0	0	0
cyireg (Mux_with_dff	2	1	2	2	1	0	0	0
cyoreg (Mux_with_dff	0	2	2	0	0	0	0	0
dreg (Mux_with_dffp	0	18	11	0	0	0	0	0
mreg (Mux_with_dff	0	0	0	0	0	1	0	0
opcode10 (Mux_with_d	145	2	66	145	0	0	0	0
opcode32 (Mux_with_d	123	2	60	123	0	0	0	0
opmode4 (Mux_with_d	18	1	9	18	0	0	0	0
opmode5 (Mux_with_d	0	1	1	0	0	0	0	0
opmode6 (Mux_with_d	17	1	6	17	0	0	0	0
opmode7 (Mux_with_d	3	1	4	3	0	0	0	0
preg (Mux_with_dffp	0	48	12	0	0	0	0	0

# Timing:

#### **Design Timing Summary**

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	4.054 ns	Worst Hold Slack (WHS):	0.240 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	125	Total Number of Endpoints:	125	Total Number of Endpoints:	181

# Device:

