


# Digital IC Design


Project : DSP48A1

PREPARED BY: ABD ALRAHMAN ALI ELTAHER

## FPGA Board Used: xc7a200tffg1156-3

### Xilinx Spartan-6 FPGA Board





Code:

```
1  // Mux_with_dff
2  module Mux_with_dff(clk,en,rst,d,out);
3  parameter opmode = 1, RSTYPE = "SYNC",size = 18;
4  input clk,en,rst;
5  input [size-1:0] d ;
6  output reg [size-1:0]out;
7  generate
8  if(opmode)begin
9  if(RSTYPE == "SYNC") begin
10 always @(posedge clk) begin
11 if(rst)
12 out<=0;
13 else begin
14 if(en)
15 out<=d;
16 end
17 end
18 end
19 else begin
20 always @(posedge clk or posedge rst) begin
21 if(rst)
22 out<=0;
23 else begin
24 if(en)
25 out<=d;
26 end
27 end
28 end
29 end
30 else begin
31 always @(*) begin
32 out = d ;
33 end
34 end
35 endgenerate
36 endmodule
```


```

33 // DSP48A1
34 module DSP48A1(A,B,C,D,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE,PCIN,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
35 //parameter.
36 parameter A0REG = 0,A1REG=1,B0REG=0,B1REG=1,CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,CARRYOUTREG=1,OPMODEREG = 1,CARRYINSEL="OPMODE5",B_INPUT="DIRECT",RSTTYPE="SYNC";
37 //input.
38 input [17:0]A,B,D,BCIN;
39 input [47:0] PCIN,C;
40 input [7:0]OPMODE;
41 input CLK,CARRYIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;
42 //output
43 output [47:0] PCOUT,P;
44 output [17:0]BCOUT;
45 output [35:0] M ;
46 output CARRYOUT,CARRYOUTF;
47 //wire.
48 wire CYI_in,CYI_out,CYO_in;
49 wire [17:0]B_INPUT_WIRE,D_out,B0_out,A0_out,B1_in,B1_out,A1_out,Pre_Adder_Subtractor;
50 wire[47:0] post_Adder_Subtractor,C_out,concat,out_z,out_x,multiplier_out_48;
51 wire [7:0]OPMODE_out;
52 wire [35:0] multiplier_in,multiplier_out;
53 // B or BCIN or 0
54 assign B_INPUT_WIRE=(B_INPUT == "DIRECT"?B:(B_INPUT == "CASCADE"?BCIN:0);
55 //DREG ,B0_out,A0REG and CREG
56 Mux_with_dff #(.opmode(B0REG),.size(18),.RSTTYPE(RSTTYPE))b0reg(.clk(CLK),.en(CEB),.rst(RSTB),.d(B_INPUT_WIRE),.out(B0_out));
57 Mux_with_dff #(.opmode(A0REG),.size(18),.RSTTYPE(RSTTYPE))a0reg(.clk(CLK),.en(CEA),.rst(RSTA),.d(A),.out(A0_out));
58 Mux_with_dff #(.opmode(DREG),.size(18),.RSTTYPE(RSTTYPE))dreg(.clk(CLK),.en(CED),.rst(RSTD),.d(D),.out(D_out));
59 Mux_with_dff #(.opmode(CREG),.size(48),.RSTTYPE(RSTTYPE))creg(.clk(CLK),.en(CEC),.rst(RSTC),.d(C),.out(C_out));
60 // Pre_Adder_Subtractor
61 Mux_with_dff #(.opmode(OPMODEREG),.size(1),.RSTTYPE(RSTTYPE))opmode6(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[6]),.out(OPMODE_out[6]));
62 assign Pre_Adder_Subtractor =(OPMODE_out[6] == 1)? (D_out-B0_out):(D_out+B0_out);
63 // select Pre_Adder_Subtractor or B0_out
64 Mux_with_dff #(.opmode(OPMODEREG),.size(1),.RSTTYPE(RSTTYPE))opmode4(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[4]),.out(OPMODE_out[4]));
65 assign B1_in = (OPMODE_out[4]== 1)? Pre_Adder_Subtractor:B0_out;
66 // A1REG and B1REG
67 Mux_with_dff #(.opmode(B1REG),.size(18),.RSTTYPE(RSTTYPE))b1reg(.clk(CLK),.en(CEB),.rst(RSTB),.d(B1_in),.out(B1_out));
68 Mux_with_dff #(.opmode(A1REG),.size(18),.RSTTYPE(RSTTYPE))a1reg(.clk(CLK),.en(CEA),.rst(RSTA),.d(A0_out),.out(A1_out));
69 // multiplier operation.
70 assign BCOUT=B1_out;
71 assign multiplier_in = B1_out*A1_out;
72 //MREG
73 Mux_with_dff #(.opmode(MREG),.size(36),.RSTTYPE(RSTTYPE))mreg(.clk(CLK),.en(CEM),.rst(RSTM),.d(multiplier_in),.out(multiplier_out));
74 //buffer M
75 assign M = ~(~multiplier_out);
76 //(multiplier_out_48) is 48 bit
77 assign multiplier_out_48=multiplier_out;
78 // concatenation.
79 assign concat =[D_out[11:0],A1_out,B1_out];
80 //Mux_4_x
81 Mux_with_dff #(.opmode(OPMODEREG),.size(2),.RSTTYPE(RSTTYPE))opcode10(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[1:0]),.out(OPMODE_out[1:0]));
82 assign out_x =(OPMODE_out[1:0] == 2'b00)? 48'd0:(OPMODE_out[1:0] == 2'b01)? multiplier_out_48:(OPMODE_out[1:0] == 2'b10)? P: concat ;
83 // Mux_4_z
84 Mux_with_dff #(.opmode(OPMODEREG),.size(2),.RSTTYPE(RSTTYPE))opcode32(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[3:2]),.out(OPMODE_out[3:2]));
85 assign out_z =(OPMODE_out[3:2] == 2'b00)? 48'd0:(OPMODE_out[3:2] == 2'b01)? PCIN:(OPMODE_out[3:2] == 2'b10)? P: C_out ;
86 // select OPMODE_out[5] or CARRYIN or 0 .
87 Mux_with_dff #(.opmode(OPMODEREG),.size(1),.RSTTYPE(RSTTYPE))opmode5(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[5]),.out(OPMODE_out[5]));
88 assign CYI_in=(CARRYINSEL == "OPMODE5"?OPMODE_out[5):(CARRYINSEL == "CARRYIN"?CARRYIN:0;
89 //CYI.
90 Mux_with_dff #(.opmode(CARRYINREG),.size(1),.RSTTYPE(RSTTYPE))cyireg(.clk(CLK),.en(CECARRYIN),.rst(RSTCARRYIN),.d(CYI_in),.out(CYI_out));
91 // post_Adder_Subtractor
92 Mux_with_dff #(.opmode(OPMODEREG),.size(1),.RSTTYPE(RSTTYPE))opmode7(.clk(CLK),.en(CEOPMODE),.rst(RSTOPMODE),.d(OPMODE[7]),.out(OPMODE_out[7]));
93 assign {CYO_in,post_Adder_Subtractor} = (OPMODE_out[7] == 1)? (out_z-(out_x+CYI_out)):(out_z+out_x+CYI_out);
94 // PREG
95 Mux_with_dff #(.opmode(PREG),.size(48),.RSTTYPE(RSTTYPE))preg(.clk(CLK),.en(CEP),.rst(RSTP),.d(post_Adder_Subtractor),.out(P));
96 assign PCOUT = P;
97 // CYO
98 Mux_with_dff #(.opmode(CARRYOUTREG),.size(1),.RSTTYPE(RSTTYPE))cyoreg(.clk(CLK),.en(CECARRYIN),.rst(RSTCARRYIN),.d(CYO_in),.out(CARRYOUT));
99 assign CARRYOUTF =CARRYOUT;
100 endmodule


```

## Testbench:


- Path 1




- Path 2



- **Path 3**



### Path 4





## Testbench code:


```
1 module DSP48A1_tb();
2 parameter A0REG= 0,A1REG=1,B0REG_tb=0,B1REG=1,CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,CARRYOUTREG=1,OPMODEREG = 1,CARRYINSEL="OPMODE5",B_INPUT="DIRECT",RSTTYPE="SYNC";
3 //input
4 reg [17:0]A,B,D,BCIN;
5 reg [47:0] PCIN,C;
6 reg [7:0]OPMODE;
7 reg CLK,CARRYIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;
8 //out dut
9 wire [47:0] PCOUT_dut,P_dut;
10 wire [17:0]BCOUT_dut;
11 wire [35:0] M_dut ;
12 wire CARRYOUT_dut,CARRYOUTF_dut;
13 //output expect
14 reg [47:0] PCOUT_expect,P_expect;
15 reg [17:0]BCOUT_expect;
16 reg [35:0] M_expect ;
17 reg CARRYOUT_expect,CARRYOUTF_expect;
18 // instantiation
19 DSP48A1 #( A0REG,A1REG,B0REG_tb,B1REG,CREG,DREG,MREG,PREG,CARRYINREG,CARRYOUTREG,OPMODEREG ,CARRYINSEL,B_INPUT,RSTTYPE)dut(A,B,C,D,CLK,CARRYIN,
20 | | | OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,
21 | | | CEOPMODE,PCIN,BCOUT_dut,PCOUT_dut,P_dut,M_dut,CARRYOUT_dut,CARRYOUTF_dut);
22 initial begin
23 CLK = 0;
24 forever
25 | #1 CLK = ~ CLK ;
26 end
27 initial begin
28 //verify reset operation.
29 RSTA=1;RSTB=1;RSTM=1;RSTP=1;RSTC=1;RSTD=1;RSTCARRYIN=1;RSTOPMODE=1;CEA=1;CEB=1;CEM=1;CEP=1;CEC=1;CED=1;CECARRYIN=1;CEOPMODE=1;
30 A = $random;B= $random;D= $random;BCIN= $random;PCIN= $random;C= $random;OPMODE= $random;CARRYIN= $random;
31 @(negedge CLK);
32 PCOUT_expect=0;P_expect=0;BCOUT_expect=0;CARRYOUT_expect=0;CARRYOUTF_expect=0; M_expect =0;
33 if(PCOUT_dut !=PCOUT_expect || P_dut !=P_expect || BCOUT_dut !=BCOUT_expect || M_dut !=M_expect || CARRYOUT_dut != CARRYOUT_expect || CARRYOUTF_dut != CARRYOUTF_expect)begin
34 $display("error : P_dut=%h,P_expect =%h ",P_dut,P_expect);
35 $stop;
36 end
37 RSTA=0;RSTB=0;RSTM=0;RSTP=0;RSTC=0;RSTD=0;RSTCARRYIN=0;RSTOPMODE=0;CEA=1;CEB=1;CEM=1;CEP=1;CEC=1;CED=1;CECARRYIN=1;CEOPMODE=1;
38 //verify dsp path 1 .
39 OPMODE = 8'b11011101;
40 A = 20;B=10;C=350;D=25;
41 BCIN = $random;PCIN=$random;CARRYIN=$random;
42 @(negedge CLK);
43 @(negedge CLK):
44 @(negedge CLK);
45 @(negedge CLK);
46 BCOUT_expect = 'hf ;M_expect='h12c;P_expect='h32;PCOUT_expect='h32;CARRYOUT_expect=0;CARRYOUTF_expect=0;
47 if(PCOUT_dut !=PCOUT_expect || P_dut !=P_expect || BCOUT_dut !=BCOUT_expect || M_dut !=M_expect || CARRYOUT_dut != CARRYOUT_expect || CARRYOUTF_dut != CARRYOUTF_expect)begin
48 $display("error : P_dut=%h,P_expect =%h ",P_dut,P_expect);
49 $stop;
50 end
51 //verify dsp path 2 .
52 OPMODE =8'b00010000;
53 A = 20;B=10;C=350;D=25;
54 BCIN = $random;PCIN=$random;CARRYIN=$random;
55 @(negedge CLK);
56 @(negedge CLK);
57 @(negedge CLK);
58 BCOUT_expect = 'h23; M_expect = 'h2bc; P_expect =0; PCOUT_expect =0;CARRYOUT_expect = 0; CARRYOUTF_expect = 0;
59 if(PCOUT_dut !=PCOUT_expect || P_dut !=P_expect || BCOUT_dut !=BCOUT_expect || M_dut !=M_expect || CARRYOUT_dut != CARRYOUT_expect || CARRYOUTF_dut != CARRYOUTF_expect)begin
60 $display("error : P_dut=%h,P_expect =%h ",P_dut,P_expect);
61 $stop;
62 end
63 // verify dsp path 3.
64 OPMODE = 8'b00001010;
65 A = 20;B=10;C=350;D=25;
66 BCIN = $random;PCIN=$random;CARRYIN=$random;
67 @(negedge CLK);
68 @(negedge CLK);
69 @(negedge CLK);
70 BCOUT_expect = 'ha; M_expect = 'hc8;
71 if(PCOUT_dut !=PCOUT_expect || P_dut !=P_expect || BCOUT_dut !=BCOUT_expect || M_dut !=M_expect || CARRYOUT_dut != CARRYOUT_expect || CARRYOUTF_dut != CARRYOUTF_expect)begin
72 $display("error : P_dut=%h,P_expect =%h ",P_dut,P_expect);
73 $stop;
74 end
75 // verify dsp path 4.
76 OPMODE = 8'b10100111;
77 A = 5; B = 6; C = 350; D = 25; PCIN = 3000;BCIN = $random;CARRYIN=$random;
78 @(negedge CLK);
79 @(negedge CLK);
80 @(negedge CLK);
81 BCOUT_expect = 'h6; M_expect = 'h1e;P_expect = 'hfe6fffec0bb1;PCOUT_expect = 'hfe6fffec0bb1; CARRYOUT_expect = 1;CARRYOUTF_expect = 1;
82 @(negedge CLK);
83 if(PCOUT_dut !=PCOUT_expect || P_dut !=P_expect || BCOUT_dut !=BCOUT_expect || M_dut !=M_expect || CARRYOUT_dut != CARRYOUT_expect || CARRYOUTF_dut != CARRYOUTF_expect)begin
84 $display("error : P_dut=%h,P_expect =%h ",P_dut,P_expect);
85 $stop;
86 end
87 //stop
88 $stop;
89 end
90 endmodule
```



Do file:

```
run_project - Notepad
File Edit Format View Help
\lib work
vlog project_code.v project_tb.v
vsim -voptargs=+acc work.DSP48A1_tb
add wave *
run -all
#quit -sim
```

Wave:



## ➤ Elaboration

Messages:


Tcl Console Messages x Log Reports Design Runs

Warning (23) Info (21) Status (11) Show All

Vivado Commands (4 infos)

- General Messages (4 infos)
  - [IP\_Flow 19-234] Refreshing IP repositories
  - [IP\_Flow 19-1704] No user IP repositories specified
  - [IP\_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
  - [filemgmt 20-348] Importing the appropriate files for fileset: 'sources\_1'
- Elaborated Design (23 warnings, 17 infos)
  - General Messages (23 warnings, 17 infos)

## Schematic:



## ➤ Synthesis:

### Messages:

Tcl Console Messages x Log Reports Design Runs Debug

Warning (43) Info (42) Status (19) Show All

- Vivado Commands (4 infos)
- Synthesis (43 warnings, 32 infos)
- Synthesized Design (6 infos)
  - General Messages (6 infos)
    - [Netlist 29-17] Analyzing 207 Unisim elements for replacement
    - [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
    - [Project 1-479] Netlist was created with Vivado 2018.2
    - [Project 1-570] Preparing netlist for logic optimization
    - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
    - [Project 1-111] Unisim Transformation Summary:  
No Unisim elements were transformed.

## Utilization:

Name	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740 )	Bonded IOB (500)	BUFGCTRL (32)
▼ DSP48A1	309	160	1	327	1
a1reg (Mux_with_dff_...	0	18	0	0	0
b1reg (Mux_with_dff_...	0	18	0	0	0
creg (Mux_with_dff_p...	0	48	0	0	0
cyireg (Mux_with_dff_...	2	1	0	0	0
cyoreg (Mux_with_dff_...	0	1	0	0	0
dreg (Mux_with_dff_p...	0	18	0	0	0
mreg (Mux_with_dff_...	0	0	1	0	0
opcode10 (Mux_with_d...	145	2	0	0	0
opcode32 (Mux_with_d...	123	2	0	0	0
opcode4 (Mux_with_d...	18	1	0	0	0
opcode5 (Mux_with_d...	0	1	0	0	0
opcode6 (Mux_with_d...	17	1	0	0	0
opcode7 (Mux_with_d...	3	1	0	0	0
preg (Mux_with_dff_p...	0	48	0	0	0


## Timing:

### Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.366 ns	Worst Hold Slack (WHS): 0.182 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 106	Total Number of Endpoints: 106	Total Number of Endpoints: 162

All user specified timing constraints are met.

## schematic:



## ➤ Implementation

### Messages:

**Messages**

☐ ☐ ☐ ☐
☒ Warning (45)
 ☒ Info (227)
 ☐ Status (459)
 Show All

▼ Vivado Commands (4 infos)
 

> General Messages (4 infos)

> Synthesis (43 warnings, 32 infos)

▼ Implementation (1 warning, 91 infos)
 

> Design Initialization (11 infos)

> Opt Design (23 infos)

> Place Design (23 infos)

> Route Design (1 warning, 34 infos)

▼ Implemented Design (9 infos)
 

▼ General Messages (9 infos)
 

[Netlist 29-17] Analyzing 207 Unisim elements for replacement
 [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 [Project 1-479] Netlist was created with Vivado 2018.2
 [Project 1-570] Preparing netlist for logic optimization
 [Timing 38-478] Restoring timing data from binary archive.
 [Timing 38-479] Binary timing data restore complete.
 [Project 1-856] Restoring constraints from binary archive.
 [Project 1-853] Binary constraint restore complete.
 [Project 1-111] Unisim Transformation Summary:  
No Unisim elements were transformed.

### Utilization

Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
▼ <b>DSP48A1</b>	308	179	127	308	51	1	327	1
a1reg (Mux_with_dff_...	0	18	9	0	0	0	0	0
b1reg (Mux_with_dff_...	0	36	14	0	0	0	0	0
creg (Mux_with_dff_p...	0	48	19	0	0	0	0	0
cyireg (Mux_with_dff_...	2	1	2	2	1	0	0	0
cyoreg (Mux_with_dff_...	0	2	2	0	0	0	0	0
dreg (Mux_with_dff_p...	0	18	11	0	0	0	0	0
mreg (Mux_with_dff_...	0	0	0	0	0	1	0	0
opcode10 (Mux_with_d...	145	2	66	145	0	0	0	0
opcode32 (Mux_with_d...	123	2	60	123	0	0	0	0
opmode4 (Mux_with_d...	18	1	9	18	0	0	0	0
opmode5 (Mux_with_d...	0	1	1	0	0	0	0	0
opmode6 (Mux_with_d...	17	1	6	17	0	0	0	0
opmode7 (Mux_with_d...	3	1	4	3	0	0	0	0
preg (Mux_with_dff_p...	0	48	12	0	0	0	0	0

## Timing:

### Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	4.054 ns	Worst Hold Slack (WHS):	0.240 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	125	Total Number of Endpoints:	125	Total Number of Endpoints:	181

All user specified timing constraints are met.

## Device:

