{"payload":{"header_redesign_enabled":false,"results":[{"id":"342916296","archived":false,"color":"#b2b7f8","followers":165,"has_funding_file":false,"hl_name":"abdelazeem201/ASIC-Design-Roadmap","hl_trunc_description":"The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":342916296,"name":"ASIC-Design-Roadmap","owner_id":58098260,"owner_login":"abdelazeem201","updated_at":"2024-06-06T09:48:53.046Z","has_issues":true}},"sponsorable":false,"topics":["awesome","fpga","hardware","verilog","awesome-list"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aabdelazeem201%252FASIC-Design-Roadmap%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/abdelazeem201/ASIC-Design-Roadmap/star":{"post":"dw4i5e-AgB5E6hs5fFIc-K0BhAMtS_mZ_BpMQq_4G41LwnoCxA9vA0rXMDWCctLcgLvEF2ukF5_AI8vWQTvT3w"},"/abdelazeem201/ASIC-Design-Roadmap/unstar":{"post":"BQZrHyV2BaX5IvpIIsYyIYPNdMwayh4j0FgOx0C7_Zql2BfpmXec3w2cuba6xRQCJtpDpNbiTCEYbHLttU64aA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"yioa4VwkxEMS58NDOhSqK2jJCd3-m3de8XdrVTV1bnEmEnv6wW8ikzijw_gZa8hripfMpG9SsrXYHmBJNH5Ecg"}}},"title":"Repository search results"}