
Data Flow Techniques

Workshop Agenda


- Lecture 1: Domain Specific Architectures
- Lecture 2: Kernel computation
- Lecture 3: Data-flow techniques
- Lecture 4: DNN accelerators architectures

Optimizing DNN Computation



- Transformation to leverage
 - Optimized libraries
 - Reduce the number of multiplications

Optimizing DNN Computation



- Designing specialized HW
 - To continue improving perfomance and energy efficiency in important computational domains
 - Hennessy & Patterson, Turing Award Lectuter
 2018

Design Space

- DS for DNN HW Accelerators is large
 - No constraints on the order of execution of MACs
 - HW designer has a lot of flexibility
 - Constraints
 - Number of PEs
 - Storage capacity


General Design Objective


- Reduce data movement
 - Always valid recipe
 - Memory access much more power hangry than MACs

Operation	Energy (pJ)	Operation	Energy (pJ)
32 bit int ADD	0.1	32 bit float MULT	3.7
32 bit float ADD	0.9	32 bit SRAM memory	5.0
32 bit register file	1.0	32 bit NoC hop ^a	13.4
32 bit int MULT	3.1	32 bit DRAM memory	640.0

45 nm CMOS process

The Cost of Moving Data





For a 65 nm technology node

Reduce Data Movement

- Two main ways
 - Reducing the number of times values are moved from source with high energy cost
 - DRAM, large on-chip buffer
 - Reducing the cost of moving each value
 - Reducing the data bit-width

Onother Design Objective


- Allocating work to as many PEs as possible
 - So as they can work in parallel
- Minimizing the PEs idle cycles
 - Assuring enough bandwidth to deliver data to PEs

Key Properties of DNN to Leverage

- Good news
 - Many MACs per layer w/o constraints in the execution order → Parallelism exploitation simple to achive
- Bad news
 - PEs are data hungry
 - Data have to be delivered to PEs → Data movement issue


Kernel Operation in DNNs

- Load from memory
 - Filters, input feature map, partial sum
- Store to memory
 - Updated partial sum, output feature map




Memory Bottleneck

- Worst case: all memory accesses are DRAM accesses
 - AlexNet 724M MACs → 2896M DRAM accesses



Local Memory

 Use small, fast and more energy-efficient local memory for storing reused data




Filter/weight
Fmap activation
Partial sum

Data Movement Issue

- Exploiting data reuse
 - The same piece of data is often reused for multiple MACs
- Three forms of data reuse
 - Input feature map reuse
 - Filter reuse
 - Convolutional reuse


Input Feature Map Reuse

- The same ifmap is used by several filters
 - Different filters applied to the same ifmap
 - Each input activation is reused M times




Filter Reuse

 The same filter is applied to different ifmap (batch size > 1)



Convolutional Reuse

- The same filter is applied to different parts of the ifmap
 - The filter is reused
 - Part of the ifmap is reused



Exploiting Data Reuse

- AlexNet
 - Worst case: **2896M** DRAM accesses
 - Best case: **61M** DRAM accesses (47x)
 - If all data reuse is exploited

Data Reuse Types

Data read once from a large expensive memory

Temporal Reuse

 Store data to a small cheap memory and reuse data several times

Spatial Reuse

 Send the same data to multiple PEs and reuse data at distict PEs

The Right Reuse Choice

- Which is the best data reuse choice?
 - It depends by the layer shape!
- DNN layers vary dramaticaly
 - Across different DNNs
 - Within the same DNN
- Optimization must be performed on a layer basis
- HW needs to be able to support different configurations
 - Flexibility vs. Cost vs. Efficiency dilemma

Terminology

- Mapping
- Dataflow


Mapping

- Configure the HW to minimize energy maintaining high performance
 - Find the optimal mapping
- Mapping
 - Execution order of the MACs
 - Temporally: serial order on the same PE
 - Spatially: across many parallel PEs
 - How to tile and move data across the memory hierarchy


Dataflow

- Many possible spatio-temporal ordering of MACs
 - Many different mappings theoretically possible
- HW can support a limited number of orderings
- Dataflow
 - Rules that determine the possible spatio-temporal orderings (i.e., mappings) supported by the HW


Design & Use of DNN HW Accelerators




Design & Use of DNN HW Accelerators



Design & Use of DNN HW Accelerators



Design & Use of DNN HW Accelerators




Exploiting Data Reuse

- Temporal reuse
- Spatial reuse

Temporal Reuse


- The same data is used more than once by the same PE
- Exploited by adding itermediate memory level




Temporal Reuse Distance


- Intermediate memory size < Main memory size
 - Data into the intermediate memory may be replaced by new data
 - Data can be reused if it is not replaced by new data
- Temporal Reuse Distance
 - Number of data accesses in between the access to the same data
 - Depends on operation ordering

Reuse Distance





Reuse Distance






Weight Reuse Distance = 4







Weight Reuse Distance = 4




Weight 0 fetched from Memory (No reuse)





Weight Reuse Distance = 4




Weight 1 fetched from Memory (No reuse)









Weight Reuse Distance = 1







Weight Reuse Distance = 1




Weight 0 fetched from Memory (No reuse)




Weight Reuse Distance = 1




Weight 0 fetched from Intermediate Memory (Reuse)




Weight Reuse Distance = 1



Weight 0 fetched from Intermediate Memory (Reuse)



Weight Reuse Distance = 1



Weight 0 fetched from Intermediate Memory (Reuse)

Temporal Reuse – Summary

- If temporal reuse distance for a data type is smaller than or equal to the storage capacity of the intermediate memory level, temporal reuse can be exploited
 - Storage capacity of intermediate memory limits the maximum reuse distance where temporal reuse can be exploited
 - Increase intermediate memory capacity to improve temporal reuse → Average cost per access increases

Spatial Reuse

- The same data value is used by more PEs
- Exploitation
 - Data is read once from memory and multicast to all the PEs
- Advantages
 - Reduce the number of memory access
 - Reduce the required bandwidth from the memory


Spatial Reuse and Storage Capacity

- The same data value is used by more PEs
- Two cases
 - PE without storage capacity
 - Data must arrive at the PE at the same clock cycle
 - PE with storage capacity
 - Data must arrive the PE within a given reuse distance


Spatial Reuse Distance

- Max number of data accesses in between any pair of PEs that access the same data value
 - Depends on the ordering of operations


Spatial Reuse vs. Storage Capacity



Spatial Reuse vs. Storage Capacity




Spatial Reuse vs. Storage Capacity



Role of the NoC

- NoC plays a key role
 - Spatial reuse involves routing data
 - NoC is responsible for data delivering
 - NoC must support different traffic patterns

Spatial Reuse at Different Levels




Operation ordering determines the reuse distance

 Reuse distance impacts the exploitation of temporal/spatial reuse




Need of reducing the reuse distance

No way to minimize reuse distance for all data types simultaneously



No way to minimize reuse distance for all data types simultaneously




- How do we reduce the reuse distance?
 - Data Tiling
 - Temporal Tiling: for temporal reuse
 - Spatial Tiling: for spatial reuse
 - Tiling design decision
 - Tile size
 - Dimension being tiled

Temporal Tiling

Ordering operations to increase temporal reuse

Temporal Tiling – Example

Untiled Ordering



O 1 2 3

Memory


MAC


Weight Reuse Distance = 1
Partial sum Reuse Distance = 4

Only temporal reuse of weights
Weight reused 4 times

Temporal Tiling – Example

Tiled Ordering





Weight Reuse Distance = 1
Partial sum Reuse Distance = 2


Temporal reuse of weights and partial sums

One weight and a tile of two partial sums are reused twice

Spatial Tiling

- Ordering operations to increase spatial reuse
 - Reusing the same data by as many PEs as possible
 - Reducing the reuse distance so that one multicast can serve as many PEs as possible
 - Given a certan amount of local storage

Spatial Tiling – Example



No spatial reuse

Medium degree of spatial reuse

High degree of spatial reuse

Dataflow


$$O_{nmpq} = \left(\sum_{crs} I_{nc(p+r)(q+s)} F_{mcrs}\right) + b_m$$

- No ordering no notion of parallelism
- Dataflow
 - Specifies an ordering and calculations run in parallel

Describing a Dataflow

- Loop nests can be used to describe a dataflow
- Dataflow taxonomy
 - Output Stationary
 - Weight Stationary
 - Input Stationary

Output Stationary Dataflow



```
int W[R];
int I[H];
int O[E];

for (e=0; e<E; e++)
  for (r=0; r<R; r++)
  O[e] += W[r] * I[e+r];</pre>
```

Output Stationary — Outputs


```
int W[R];
int I[H];
int O[E];

for (e=0; e<E; e++)
  for (r=0; r<R; r++)
  O[e] += W[r] * I[e+r];</pre>
```


Example:

H=12, R=4, E=9

Same **output** reused repeatedly (R times)



Output Stationary – Weights




Output Stationary – Inputs

```
int W[R];
int I[H];
int O[E];


for (e=0; e<E; e++)
  for (r=0; r<R; r++)
  O[e] += W[r] * I[e+r];

Example:
H=12, R=4, E=9</pre>
```

Sliding window of **inputs** (size R)



Weight Stationary Dataflow



```
int W[R];
int I[H];
int O[E];

for (r=0; r<R; r++)
  for (e=0; e<E; e++)
  O[e] += W[r] * I[e+r];</pre>
```

Weight Stationary – Outputs


```
int W[R];
int I[H];
int O[E];

for (r=0; r<R; r++)
  for (e=0; e<E; e++)
   O[e] += W[r] * I[e+r];</pre>
```

Example:

H=12, R=4, E=9

Fixed window of **outputs** (size E)




Weight Stationary – Outputs

```
int W[R];
int I[H];
int O[E];

for (r=0; r<R; r++)
  for (e=0; e<E; e++)
  O[e] += W[r] * I[e+r];

Example:
H=12, R=4, E=9</pre>
```

Large sliding window of inputs (size E)




Weight Stationary – Outputs

```
int W[R];
int I[H];
int O[E];


for (r=0; r<R; r++)
  for (e=0; e<E; e++)
  O[e] += W[r] * I[e+r];

Example:
H=12, R=4, E=9</pre>
```

Same weight reused repeatedly (E times)



Input Stationary Dataflow



```
int W[R];
int I[H];
int O[E];

for (h=0; h<H; h++)
  for (r=0; r<R; r++)
  O[h-r] += W[r] * I[h];</pre>
```

Input Stationary — Outputs


```
int W[R];
int I[H];
int O[E];

for (h=0; h<H; h++)
  for (r=0; r<R; r++)
  O[h-r] += W[r] * I[h];</pre>
```

Example:

H=12, R=4, E=9

Sliding window of outputs (size R)




Input Stationary – Inputs

```
int W[R];
int I[H];
int O[E];

for (h=0; h<H; h++)
  for (r=0; r<R; r++)
   O[h-r] += W[r] * I[h];

Example:
H=12, R=4, E=9</pre>
```

Inputs reused repeatedly (R times)




Input Stationary – Weights

```
int W[R];
int I[H];
int O[E];


for (h=0; h<H; h++)
  for (r=0; r<R; r++)
  O[h-r] += W[r] * I[h];

Example:
H=12, R=4, E=9</pre>
```

Weights reused in large window (size R)



Weight Stationary DF with Tiling




Weight Stationary DF with Parallel Processing and Tiling


```
Input fmap (1)
                                  Output fmap (O)
     Weights (W)
R1 tiles
of R0
elements R
                                   E=H-R+1
int W[R];
int I[H];
int O[E];
for (r1=0; r1<R1; r1++)
 for (e=0; e<E; e++)
  parallel-for (r0=0; r0<R0; r0++) {
     r = r1*R0+r0;
    o[e] += W[r] * I[e+r];
```

Weight Stationary DF with Parallel Processing and Tiling – Outputs

Example:




Weight Stationary DF with Parallel Processing and Tiling – Inputs




Two PEs use the same activation in successive cycles

→ opportunity for inter-PE communication or opportunity for broadcast the activation and use it in the next cycle (need for local storage)

Weight Stationary DF with Parallel Processing and Tiling – Weights




Weight Stationary DF with Parallel Processing and Tiling – Weights



weights contribute to the same outputs → outputs have a long tile-related reuse distance of

Weight Stationary DF with Parallel Processing and Tiling – Weights



Dataflow & Loop Nest – Summary

- Loop nest allows to describe a dataflow
- Order of the loops
 - Defines the prioritization among the data types
- Number of the loops
 - Defines the tiling
- Temporal (for) and spatial (parallel-for)
 - Define temporal and spatial caracteristics

Dataflow & Loop Nest – Observation

- Loop bounds
 - Are not an attribute of the dataflow
 - Depends on the architecture
 - Can be limited by
 - Size of the data dimension
 - The storage capacity for the temporal loops
 - Reachable PEs by the multicast network for spatial loops
- Loop bounds determined by the optimization process tge finds the optimal mapping


Dataflow Taxonomy

- Recent DNN accelerators can be classified according their supported dataflow
 - Weight Stationary
 - Output Stationary
 - Input Stationary
 - Row Stationary

Recent Work by Dataflow


- Weight Stationary
 - NVDLA [http://nvdla.org/index.html]
 - TPU [https://cloud.google.com/tpu/docs/tpus]
 - Simba [Shao et al., MICRO'19]
- Output Stationary
 - DaDianNao [Y. Chen et al., MICRO'14]
 - DianNao [Y. Chen et al., ASPLOS'14]
 - ShiDianNao [Du et al., ISCA'15]
- Input Stationary
 - SCNN [Parashar, ISCA'17]
- Row Stationary
 - Eyeriss v1 [Y.-H. Chen et al., JSSC'16]
 - Eyeriss v2 [Y.-H. Chen et al., JETCAS'19]

Generic DNN Accelerator Architecture



Weight Stationary

[V. Sze et al., Tutorial, ISCA'19]




- Minimize weight read energy consumption
 - Maximize convolutional and filter reuse of weights
- Broadcast activations and accumulate partial sums spatially across the PE array


Weight Stationary – neuFlow

activations


[V. Sze et al., Tutorial, ISCA'19]



Weight Stationary – NVDLA



Weight Stationary – NVDLA




Filter|Channel|Col|Row

NVDL Dataflow as a Loop Nest

```
// I[C,H,W]
// F[M,C,R,S]
// O[M,P,Q]
parallel-for (m=0; m<M; m++)
 parallel-for (c=0; c<C; c++)
  for (r=0; r<R; r++)
   for (s=0; s<S; s++)
    for (p=0; p<P; p++)
     for (q=0; q<0; q++)
      o[m,p,q] += F[m,c,r,s] *
                    I[c,p+r,q+s];
```

Output Stationary

[V. Sze et al., Tutorial, ISCA'19]




- Minimize partial sum R/W energy consumption
 - maximize local accumulation
- Broadcast/Multicast filter weights and reuse activations spatially across the PE array

Ouput Stationary – ShiDianNao

Top-Level Architecture


ShiDianNao: IB: Decoder Inst. NBin: Image Bank #0 NFU: Input Py Input **Buffer Controller** Bank #2Py-1 (Column) **NBout:** Px Bank #0 Px*Py Input Bank #2Py-1 (Row) SB: Bank #0 Px*Py Kernel Bank #Py-1 Px*Py **ALU** Output

PE Architecture




[V. Sze *et al.*, Tutorial, ISCA'19] [Du et al., ISCA'15]


Output Stationary – Variation 1




Output Stationary – Variation 2



Output Stationary – Variation 3




Input Stationary




- Minimize activation read energy consumption
 - Maximize input fmap reuse
- Unicast weights and accumulate psums spatially across the PE array


Input Stationary – SCNN





Row Stationary


- Aims to maximize the reuse for all types of data
- Assigns the processing of a 1D row convolution into each PE
 - Keeps the row of a filter stationary into the PE
 - Streams input activations into the PE
 - PE does the MACs for each sliding window at a time →
 Use just one memory space for the accumulation of
 the partial sums
 - Overlap of input activations between different sliding windows → Input activations reused














































Row Stationary – 2D Conv




Row Stationary – Reuse Opportunities




Each row filter reused across multiple PEs horizontally

Row Stationary – Reuse Opportunities



Each row of input activations reused across multiple PE diagonally

Row Stationary – Reuse Opportunities




Each row of partial sums are accumulated across the PE vertically

Row Stationary – High Dimensional CONV

- Problem
 - Multiple ifmaps? Multiple filters? Multiple channels?
- Solution
 - Multiple rows can be mapped onto the same PE
 - Concatenating or interleaving data of different ifmaps, filters, channels

Row Stationary – High Dimensional CONV

Multiple input feature maps



Multiple filters



Multiple channels



Row Stationary – High Dimensional CONV

Multiple input feature maps

*




Multiple filters




Multiple channels


Optimal Mapping in Row Stationary




Computer Architecture Analogy



Computer Architecture Analogy



Eyeriss




Problem 1

- How can the fixed-size PE array accomodate different layer shapes?
- Solution
 - Replication
 - Filter height and ofmap height < rows and cols of PE array
 - Folding
 - Filter height and/or ofmap height > rows and cols of PE array

Replication – Example


- AlexNet Layers 3 and 4 only use 13x3 PE array
 - The structure can be replicated 3 times
 - Running different channels and/or filters in each replication
 - Unused PEs are clock gated



[V. Sze et al., Tutorial, ISCA'19]

Folding – Example

- AlexNet layer 2 requres 27x5 PE array
 - Can be fold into 14x5 and 13x5



[V. Sze et al., Tutorial, ISCA'19]

Problem 2

- Data are passed in very specific pattern
 - Change with different shape configurations
- How can the fixed design pass data in different patterns?
- Solution
 - Using a custom multicast network

Summary

- Keyword for improving efficiency
 - Minimizing data movement
 - Exploiting data reuse
- Dataflow taxonomy
 - Output Stationary: minimizing movement of psums
 - Weight Stationary: minimizing movement of filters/weights
 - Input Stationary: minimizing movement of ifmaps