{"payload":{"header_redesign_enabled":false,"results":[{"id":"634891882","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"abdelazeem201/RV32E201X","hl_trunc_description":"RV32E201X is a 5-stage pipelined 32-bit RISC-V processor core.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":634891882,"name":"RV32E201X","owner_id":58098260,"owner_login":"abdelazeem201","updated_at":"2023-05-01T14:54:32.448Z","has_issues":true}},"sponsorable":false,"topics":["fpga","icc","rtl","verilog","synthesis","hdl","soc","risc-v","pnr","rv32e201x","risc-v32","designcomp"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aabdelazeem201%252FRV32E201X%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/abdelazeem201/RV32E201X/star":{"post":"BRVMw3tPJUJatOkNcOo9KSWrO7Ul7udoViA8jRc_bquZKfG3ZZPVHKrIZEluln4cIfxEBXBhSG6Ncm7mjOKCHg"},"/abdelazeem201/RV32E201X/unstar":{"post":"pJNV_F4qD1zZ2CzeekV1Ll6ypDEyUM60csOU67Dkh4tWzu25mBBOvGnziks0EMbvySstjf6lVE6Sg89ZQ3nX6Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"AE5nsUR3Wdid8TYIzNm2MmWRORVISdmqejdT9YZcqBLo809mx08mWY1MQM6tROv0lbMA_EZj2oKJ0iiwzCzVnw"}}},"title":"Repository search results"}