

Ahmed ABDELAZEEM

✉ abdelazeem201 | ☎ +201028768232 | 💻 ahmed-abdelazeem | 🌐 abdelazeem201



OBJECTIVE: Digital Design Engineering graduate with 2 years of work experience at various internships seeking opportunities to enhance my knowledge in Digital Design, SoC and ASIC Back-end flow.

EDUCATION

AUG 2016	Bachelor of Engineering - Electronics and communications Engineering	GPA: 3.20
MAY 2021	Faculty of Engineering, Zagazig University, Zagazig, Egypt.	

WORK EXPERIENCE

DEC 2021	Military Conscription - FPGA Design Engineer	
DEC 2022	<ul style="list-style-type: none">Developed a FPGA peripheral interfaces (UART, I2C, SPI, storage, high speed serial I/F's).Designed and implemented high-performance DSP algorithms on FPGAs for use in radar applications.	
JUL 2022	Summer Intern @ICpedia - ASIC Physical Design	
SEP 2022	<ul style="list-style-type: none">Responsible for Physical Implementation of an IP - starting from Netlist to GDS, including floorplanning, Placement, Clock design, Optimization, Timing closure, DRC/LVS, LEC, ERC, and sign-off.	
APR 2021	Summer Intern @Synopsys - ASIC Physical Design	
APR 2021	<ul style="list-style-type: none">Responsible for the entire PNR flow for the ORCA TOP chip using DC and IC Compiler using "SAED 32/28nm PDK" with 50K - 60K gates and operates at 60MHz frequency.	
JAN 2021	Winter Camp @Cadence - ASIC Physical Design	
FEB 2021	<ul style="list-style-type: none">Synthesized, implemented and verified a DTMF receiver Chip using Genus and Innovus using Artisan 180 nanometer process technology with 6 layers of metal.The DTMF design contains almost 6,000 instances, 57 IO pads, and about 6,274 nets.	
DEC 2020	Winter Camp @Arm Ltd - ASIC Design	
DEC 2020	<ul style="list-style-type: none">5-Day hands-on workshop: to develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, and implementation on FPGA platforms using standard HDL & SW.	
AUG 2020	Summer Intern @One Lab - ASIC Physical Design	
NOV 2020	<ul style="list-style-type: none">RTL to GDSII: going through digital design flow starting from Constraint, Synthesis, PnR steps, Timing, Sign off, and Physical verification.	

TECHNICAL PROJECTS

SEP 2020	Microcontrollers with Graphics Display - Graduation Project	
JUL 2021	<ul style="list-style-type: none">PnR execution for Digital Top block and also to IP harden the CORTEX-M0 sub chip. from netlist to GDS which included floorplanning, clock and power distribution timing closure, physical and electrical verification.	
JAN 2021	MSDAP Chip Design - Freelance Project	
MAR 2021	<ul style="list-style-type: none">Developed Verilog RTL code for high speed, low power MSDAP- ASIC chip using Vivado and verified the system functionality in C. aslo synthesized the design in DC & developed Final Physical Design using the IC Compiler, Performed Parasitic (RC) extraction, Static Timing Analysis (STA).	
SEP 2020	Design and Implementation of UART - Personal Project	
NOV 2020	<ul style="list-style-type: none">Complete the Digital Design Flow from the RTL2GDS using 45nm Free PDK. synthesized the verilog code using DC Compiler, and aslo did the entire PnR flow using Synopsys IC Compiler.	
OCT 2019	Design and Implementation of 32 - bit RISC Processor - Personal Project	
DEC 2019	<ul style="list-style-type: none">Developed the behavioral model of a 32-bit microprocessor using Verilog on Altera Cyclone IV FPGA, aslo synthesized and implemented using DC & IC Compiler.	

TECHNICAL SKILLS

Languages: C, Python, Matlab, TCL scripting
Logic Synthesis: DC(synopsys), Genus(Cadence)
Signoff tools: StarRC, PrimeTime, Calibre, Virtuoso
Physical Verification: LVS, DRC, ERC, Density rules

HDL: Verilog, SystemVerilog, VHDL
Place & Route: ICC(Synopsys), Innovus(Cadence)
FE Tools: Vivado, VCS, QuestaSim, HSpice
Technologies: Linux, GitHub, Git, L^AT_EX