Ahmed Abdelazeem

LinkedIn: ahmed-abdelazeem Github: abdelazeem 201

EDUCATION

Zagazig University, Faculty of Engineering

Zagazig, Egypt

Bachelor of Electronics and Communications Engineering; GPA: 3.2

July 2016 - June 2021

Mobile: +20-102-8768-232

Email: a.abdelazeem201@gmail.com

Courses: Electric Circuits, Electronic Devices and Circuits, Logic Design, Signal and Systems, CMOS Integrated Circuits, Computer Organization and Architecture, VLSI Modeling and Design

SKILLS SUMMARY

• Languages: C, Python, MATLAB

• HDL(RTL): Verilog, VHDL

Logic Synthesis: DC(Synopsys), Genus(Cadence)
 Place & Route: IC (Synopsys), Innovus (Cadence)

• Other Tools: Cadence Virtuoso, HSpice, Vivado, VCS, QuestaSim, PrimeTime, Calibre.

• Physical Verification: LVS, DRC, Density rules

EXPERIENCE

Military Conscription, Benha Electronics Co.

Benha

FPGA Design Engineer

Dec 2021 - Dec 2022

- Design real-time digital signal processing systems: Been a part in designing, verification for FPGA development and quality checking large-scale complicated projects of the Air Defense Forces Research and Development department.
- Analyze cost and risk factors involved in system development activities: Contacted suppliers and compared pricings, followed strict deadlines.

Synopsys Remote

ASIC Physical Design Engineer

Apr 2021 - Apr 2021

- o Design Compiler: Had basic training in DC Shell and also had a beginner level session on the Synthesis flow.
- IC Compiler: Did the entire PNR flow for the ORCA TOP chip using "SAED 32/28nm PDK" with 50K 60K gates and operates at 60MHz frequency. and also have worked on PrimeTime for learning the basics of STA and to understand how to read the timing reports and how to clear timing violations.

Cadence.

**ASIC Physical Design Engineer

Remote Jan 2021 - Feb 2021

- 1-Day hands-on workshop: to learn the basic concepts of static timing analysis.
- **2-Days hands-on workshop**: to learn and run complete synthesis flow on a design with the given specifications and optimize it for area, timing, and power with Cadence Genus Synthesis.
- **3-Days hands-on workshop**: to learn how to use the Innovus Implementation System to perform placement, clock tree synthesis, and routing.

Arm Ltd.

Remote

ASIC Design Engineer

Dec 2020 - Dec 2020

• 5-Day hands-on workshop: to develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation, and testing on FPGA platforms using standard hardware description and software programming languages.

One Lab.

Cairo

ASIC Design Engineer Aug 2020 - Nov 2020

• RTL to GDSII: going through digital design flow starting from Constraint, Synthesis, PnR steps, Timing, Sign off, and Physical verification. Making sure to meet timing, power and physical specifications until the design is clean to be fabricated.

Projects

- High-Speed Microcontroller for Display intensive Application, GP: I was responsible for the complete physical design of 180nm Digital Top block and also to IP harden the CORTEX-M0 sub chip. Did the entire PnR flow using Cadence Encounter for the same and also the STA using PrimeTime and physical verification for both the hardened IP and Digital Top block.

 Sep 2020 July 2021
- Mini Stereo Digital Audio Processor (MSDAP) Chip Design: Developed Verilog RTL code for high speed, low power MSDAP- ASIC chip using Xilinx ISE consisting of a Controller, ALU, Memories and serial communication unit, and verified the system functionality in C. aslo I synthesized the design in Design Compiler & Performed pre-layout simulation in Modelsim. And also developed Final Physical Design using the IC Compiler, Performed Clock Tree Synthesis, Optimization, Parasitic (RC) extraction, Static Timing Analysis (STA).

 Jan 2021 Mar2021
- Implementation of UART Protocol in 6-stage FSM: Complete the Digital Design Flow from the RTL2GDS using 45nm Free PDK. synthesized the verilog code using DC Compiler, and aslo did the entire PnR flow using Synopsys IC Compiler.

- Implementation of 16-bits MIPS Processor with 400 MHZ Frequency: Complete the Digital Design Flow from the RTL2GDS using 45nm Free PDk, with 10 metal layers. Synthesized the verilog code using DC Compiler, and aslo did the entire PnR flow using Synopsys IC Compiler. Performed Clock Tree Synthesis, Optimization, Parasitic (RC) extraction using PrimeTime, Static Timing Analysis (STA). Jan 2021 - Mar2021
- Search Engine and Social Network (Web Development, Web Crawler, Search): Created from scratch a social network and a search engine based on the idea of integrating Facebook and Google. The launched website was among top 1000 websites in India during 2012-2013. Tech: PHP, MySQL, HTML, CSS, WebSockets, JavaScript, RSS, XML (May '12)

COURSES

Udemy,2017 • C Programming

• Hardware Modeling using Verilog by Prof. Indranil Sengupta

YouTube,2018 Coursera, 2018

• Introduction to FPGA Design for Embedded Systems

• CMOS Analog IC Design

Mahara-Tech ,2019

• VLSI CAD Part II: Layout • Python and Data Structures Coursera, 2019 Coursera, 2020

• Digital VLSI Design (RTL2GDS) by Prof. Adam Teman.

YouTube,2020

• VLSI Physical Design by Prof. Indranil Sengupta

• MPU, MCU, SoC and Embedded Systems

Udemy,2020

YouTube

Volunteer Experience

Former Project Management for Enactus ZU,

Zagazig, Egypt

Prepare clear and concise reports, proposals, and other written materials of a technical nature. Jan 2019 - Feb 2020

Former PR director for Hult Prize Foundation, ZU.

Zagazig, Egypt

Negotiating and receiving governmental and non-governmental grants up to 40,000 EGP.

Jan 2018 - Sep 2018