Cairo University Faculty of Engineering Computer Architecture (CMPN3010) Computer Engineering Dept. Midterm Fall2021 Name: Answer ALL Questions (Full Mark 40 points) Time Allowed: 75 mins Question 1: True/False, Correct the false statements (10 points): 1- There are 2 types of pipeline hazards only: data, and control hazards. (F) There are 3 Types of PiPeline harards; STructural, data, and control harards 2- The one-bit predictor is an example of a static branch predictor, while the two-bit predictor is an example of a dynamic branch predictor (F) The one-bit ---- Of a dynamic branch Predictor 3- Load-use hazards cannot benefit from forwarding at all. (P) " con benefit from forwarding to replie The stating cycles.

Here i only stall for one cycles. 4- A forwarding unit is responsible for forwarding the appropriate operands when a data dependency that can be solved with forwarding is detected. (T) 5- We have two machines with different implementations of the same ISA. Machine A has a clock cycle time of 10 ns and a CPI of 2.0 for program P; machine B has a clock cycle time of 20 ns and a CPI of 1.2 for the same program. A is 50% faster than B. (F) IX+CPIXCT = 1.2+20 (1.2) Then 3 [A 13 20% POSTOR Tran B 6- When an exception arises in a pipelined processor, all the instructions within the pipeline are finished completely before switching to the exception handling routine. (P) we switch imediatly to The exception handling routine 7- Program P runs on computer A in 10 seconds. Designer says clock rate can be increased significantly, but total cycle count will also increase by 20%. The clock rate that we need on computer B for P to run in 6 seconds is 200 x 10^9 Hz (Clock rate on A is 100 MHz). EB= 6 CB= 800 M HS *CB = EB * CB = 1.2 * 1012 CB = 1.2 CB

8- An instruction placed in the branch delay slot is only executed if the branch is not taken. (F) is executed even; & The branch is Taken

9- Pipelining is used to improve the throughput of the entire workload by minimizing the single Pipelining Joesn'T help The Single Tosk batency. task latency. (F) by minimizing The average CPI,

105- In the delayed branch technique, the compiler adds a branch prediction bit to the instruction to inform the processor whether to predict the branch as taken or untaken.

Question 2 (10 points):

1- Consider a program of 700 instructions categorized as in the following table. It is required to compare the execution of the program onto two different processors. The clock rates of the two processors are 1.5GHz and 2GHz, respectively. The CPI of different instruction categories on the two processors is also included in the table.

Instruction	Number of instructions of different categories in the program	Processor 1: CPI of different categories	Processor 2: CPI of different categories
ALU	500	1	2
Load	100	2	_ 2
Store	50	3	2
Branch	50	4	2

CR1=1.6GHZ CR2=2GHZ

a- [2 points] Which processor do you select for this program? both are The Same

$$E_1 = \frac{\text{\times cycles}}{\text{\otimes \mathbb{Z}_1}} = \frac{(500 \times 1) + (100 \times 2) + (50 \times 3) + (50 \times 4)}{1.5} = \frac{700}{1.5}$$

Ez = * cydes = (50x2) + (100x2) + (50x2) + (50x2) =

b- [2 points] If the number of load instructions is reduce by half, which processor do you select for the program?

-The first processor is fas Ter

Cairo University Faculty of Engineering Computer Engineering Dept.



Computer Architecture (CMPN3010) Midterm Fall2021

Name:

2- During the execution of a program, conditional branches have been executed 20 times. The traces of taken (T) and Not-taken (NT) of each branch are listed below:

T- Y- NT- T- T- NT- NT- NT- NT- T- T- T- NT- T- T- T- NT

a. [2 points] What is the branch prediction accuracy of Always Taken predictor?

number of Taken branches = 13, number of not Taken = 7 Total = 20 ranch prediction -ossume always Taken

b. [2 points] What is the branch prediction accuracy of 1-bit predictor? (the initial prediction of the 1-bit dynamic branch predictor is Taken):

number of right Predictions = 11 -a couracy = 11 / 20 × 100 = (55%)

c. [2 points] What is the branch prediction accuracy of 2-bit predictor? (the initial prediction of the 2-bit dynamic branch predictor is Weak Untaken):

Not Taken Weak, N. T. Weak, N. T.

number of right Predictions

Question 3 (10 points):

Consider the following MIPS assembly code:

(LD R1, 45(R2)) Read afterwrite SUB R8, R1, R6

OR R9, R5, R1 -> sake


BNEZ RO, target // NOT TAKEN

ADD R10, R8, R5

Read

Use MIPS Six-stage pipeline (Fetch, Decode, EX1, EX2, Memory, Write-back). Assume the SW R10, 0(R9) XOR R2, R10, R4 following:

Register file writes in the first half of the clock cycle and reads in the second half cycle.



c. [4 points] Show how the above instructions will progress through this 6 stages pipe in case of FULL FORWARDING. What is the number of cycles required to execute the above program? Calculate the Speedup of the pipelined processor compared to the nor pipelined processor (a). LD (P), 45(Pa) FDDDE EZMW - ADD RT (R), PB. & ROFDE, ENMW - SuB RB (R), R6 -OR R9, R5, R10 - BNEZ Rg, target, -ADD (26) 18, 18 - 5w R1010(Rg)9) - XOR RI(Rio) Ry NX=18 Speedup = 40