


VLSI

Lecture 3


Cost Per Component



no. of Components


Starting at a certain Point, cramming more components in the same IC ^① does not help.

① (by making the channel length smaller beyond limits we get more defects)



The length is the critical dimension (State-of-the-art tech uses 7nm and big Corp.s are competing to bring it down to 3nm)


→ The driver for making the length smaller is economics since we can package more transistors in the same area at the same price.

// Device Scaling 

• A serious bottleneck is the Fabrication technology.

Any Specific Semiconductor Manufacturing Process is referred to as a node.

Photography Process




①

- mask is not just one layer.
- \$2M to make then \$1.5K Per Wafer.

Critical dimension

$$CD = P_{min} / 2 = k_1 \lambda / NA \rightarrow \text{Numerical aperture (lens design)}$$




Minimum Pitch
(min distance between metals)

Wavelength of light used
(Physics/Optics)

light → U.V. → Extreme U.V.
X-ray ←
• trying to get there but it's hard.


Process Factor
(due to Physics/Chemistry)

→ e.g. using a different material
From air between the layers



→ The Process isn't very flexible & is a bottleneck to CD.

Intel Pentium II (duo*)



looks like a grid (It's a cache (memory) this is why the Pattern is Fixed)
// Pseudo colors } *Feel random*

// Slide 53 Skipped.

Moore's law over 10 years (design tools)

1970 manual design (by hand*)

1980 a library of known gates was made
(hardware that can be cut & Pasted by hand*)
// Std. Cells • Productivity: $x \rightarrow 100x$

1990 design through register transfer level (RTL)
(Formulates the design in terms of registers)
e.g. design through VHDL.
• IP Reuse of RTL designs (code) made sense

2000

IP based design & High level Synthesis

writing code that only
expresses the behaviour
(e.g. in C/SystemC)


→ Still exists but not so mature

↳ Mentor Graphics **Catalyst**

2010

Platform based design & System level Synthesis

↳ like FPGA but way more advanced



Reconfigurable building
blocks

// can build an entire system

- Comes with tools to help go from requirements to design.

// C Code*

* Every 10 years Productivity was multiplied by 100

Architectures

// besides other info in the slides

SSI/MSI → Controller → Algorithm → System → Networks

Design Element

Sub-System ← IP ← Arithm.

on a chip

Polygons → Std Cells → Reg.

// that weren't mentioned in the lec.

Due to how much the mask costs, verification is so important (which is another bottleneck)

70% Design

30% Verification

(Simulation)

• Too many Scenarios to test!
(Dynamic verification)

Can also be emulation

(on an FPGA) // limited (big design \rightarrow Partitioning, Frequency limits, ...)


a 3rd option

Formal Verification // Trend in Industry
• Confirm mathematically that requirements \equiv design } uses logic, State machines, ...


\hookrightarrow req. definition is a Problem (given in human language when needed in a Programming language)
(math*)

CMOS Inverter

Complementary (of the gate)
Metal Oxide Semiconductor (of the transistor)
Nowadays Poly Silicon



Defacto Standard in tech. (CMOS rules)
why?
• Rattoboss



Parasitic Cap. (due to driven load & Cap.s in NMOS/PMOS)
• The Cap. is what stores 0 or 1.

• Full rail-to-rail swing

$$V_{in} = 0 \therefore V_{out} = V_{DD}$$

$$V_{in} = V_{DD} \therefore V_{out} = 0$$

→ helps with noise immunity (high noise margin)


→ tech.s with more limited swings suffer when cascading
 $0 \rightarrow 4.7 \rightarrow 0.5$
 $3 \leftarrow 4.2 \leftarrow$
 $\rightarrow ?$

• Z_{out} is low

→ Cap charges/discharges quickly (low delay) // drive heavily to

Z_{in} is high

high Z_{in} @ ②
• Fast charging
• No leakage



low Z_{in} @ ②

• Slow charging
• leakage (Charge high C_{in2})

* gates drive each other with current.

- No Static Power dissipation (In steady State (0 or 1) either PMOS or NMOS is OFF \rightarrow one output settles $V_{ds} = 0$ and no Power is Consumed)

// Other Families do
Supply from P_{static} .

- Delay depends on Output Impedance and load Capacitance.

Notice that with scaling



// trade-off


Area \downarrow } Delay \downarrow
 $C_{AP} \downarrow$

Metals are } Delay \uparrow
Closer
 $C_{AP} \uparrow$


Any CMOS gate is "intrinsically an inverter"

- as PMOS ON \leftrightarrow low Input \leftrightarrow Pull up Output
NMOS ON \leftrightarrow high Input \leftrightarrow Pull down Output

- Design buffer? At least two \rightarrow  s
AND? Meant \rightarrow  AND ?!




\leftarrow To balance the circuit & thus the delay
PMOS has $2 \times$ width ($M_n \approx 2 M_p$)
 \rightarrow like 9P two are in 11.




$$T_{P1 \rightarrow 0} = T_{P0 \rightarrow 1} = T_{P \text{ worst case}}$$

CMOS Inverter Layout (simplified)




Professor N Cheung, U.C. Berkeley




- ① ion diffusion layer (n+ or p+)
- ② decides whether it's p+ or n+
- ③ Contact/Via help connecting diff. layers.
- ④ metal layer for connectors.

Growing the Silicon Ingot



Photolithographic Process



Slide 64)




Slide 65)

→ This time its negative etching

* Doping : Diffusion and ion implantation

→ Heat / Pressure
+ Boron gas

→ Accelerate Boron
via an electric
field



• Etching helps create chip features by selectively removing material added during deposition.

Deposition

- Chemical vapor deposition
- Chemical deposition
- Sputtering AL


→ بخ

} e.g. to create the polysilicon layer

Etching




- wet etching
- dry (Plasma) etching

Polishing



Reps attain a super-flat water.

Doping Source & Drain? *who needs a mask!*




• Create thin oxide in the active region (Source, channel, drain) elsewhere it can be thick.


• Deposit Poly Silicon (gate)

• etch thin oxide from active regions
→ Poly Silicon (gate) acts as our mask!

• Now dope the Source & drain



If we start with doping (diffusion first)



not a big deal.

Consequences of imperfect alignment,

CMOS Inverter Process

Need → P-well mask

→ Active mask

→ Poly mask

→ P⁺ Select mask

→ N⁺ Select mask

→ Contact mask

→ Metal mask

*each is illustrated
in the slides.

• Remember the CMOS
Inverter layout few
Pages ago?

thank you <3.