
VLSI Cecture 3



The length 9s the critical dimension (State-of-the-art tech uses 7nm and big Corps are Competing to bring 9t down to 3nm)


The driver for making the length Smaller is economics since we can Package more transistors in the Same alea of the Same Price.

1/Device Scaling [::] > []

A Serious bottleneck is the Pabriculion technology.

Any SPecific Seniconductor Manufacturing & Process 95 reffered to as a mode.

GHROGRAPHY Process



Intel Hentlum 11 (duo*) Ore 2 Symmetric Glooks like a grid (915 a coche (merrory) 1/Psuedo Red Fondom Oros Red Fondom 115 Fde 53 SKIPPEd. Moore's law over to years (design tools) manual design (by hand) 1970 (hardware that can be Cat & Passed by Rand*) 1980 115td. Cells . Productivity: x > 1007 design through register transfer level (RTL) 1990 (Pornulate the design in terms of registers) e.g. design trough VHDL.

. IP Teuse of RTL designs (code) made sense


IP based design & Ligh level Synthesis 2000 expresses the behaviour (e.g. 9n C/System C) >54911 exists but not so mature >Mentor Graphics Cotoput Platforn based design & System level Synthesis 2010 > 19Ke FPGA but way more advanced | | | Reconfigurable building | bocks | //(an build an enfire System . Comes with tools to help go from require -ments to design. * Every to years Productivity was multiplied by 100 Architectures


// besides other into intheslides

55I/M5I -> Controller-> Algorithm -> System -> Networks Architectues Design Element Sub-System FIP Arithm. On achiP. Polypos -> St.d Gals - Reg. 11 that weren't mentioned 9n the lec.


Due to Row much the mask costs, whithouton 95 So 9m Portant (which is another bottleneck)

30% Uerification 70% Design (Simulation) · Too many Scenarios to (Dynamic ustification) Gn also be enulation 11 Pmited (big design - Partitioning (on an FPGA) , Prequency 19m9+5,...) Pormal verification // Trend in industry
. Confirm mathematically that I uses logic,
requirements = design Statemachines rea definition is a Problem (given in human longuage when needed in a Programming longuage) (math *)





CMOS Inverter Layout (Stm Pilled)




Gowing the Silicon Ignot high Parity (Rolished) Cystal bull' (RIFFRED by 200 mm 300 mm 330-3100 550-5300 Contribugion) Photolithographic Horess Moderass Oxidation removal (ashing) 15ition Water to Silion dioxide) Photo resist Coaling Hocess SkP & Soft baking optice mask (solidify PR) (· Hetal 7 Ton delestion Alignment & Stetter Spane, Pinse, dry BROSUR (Project the Postern) (Clean) Post-exposure bake tholoresist development MexPosed / exPosed


Hard bake, Develop Inspect

PR95 removed.


Slide 64)	_
mask etching Photose removed (tue) remove	
removed (tue) remov	ed .
Stick 65)	
+ This time its negative	etch9ng-
* Doring: Diffusion	and ion implortation
	1
heal/Aressu	ire Accelerate Boron
+ Boonga	3 Uraan electric
	7 Red
boton Renetia	uks of Prison
	Cars Within
	the Saniforductor
. Etching helps create chip fe	atures by Selectively removi
material added during dero	sition.
DeRosition	
· Cherta Dudforder osition	
. Chertical dePosition	Jeg. to creak the Pollysrikon Jayar
	layer
. SPullering AL	
C.	
Etching	
· Wet etching	
· Wet etching · Ory (Plasma) etching	



. Now obbe the Source & dain



IP we Start with dotting (diffusion Pirst)



CMOS Thurster Process * each is illustrated in the sides. -> P-wall mask Remember the CHOS Phyerter layout few Pages OD? -, Active mask - Polymask P+ Select Mask N+ Select Mask Contact mask thank, you < 3.

Hetal mask