```
//
    Copyright (c) Mentor Graphics Corporation, 1996-2011, All Rights Reserved.
//
             Portions copyright 1991-2008 Compuware Corporation
                        UNPUBLISHED, LICENSED SOFTWARE.
             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
           PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
   Running on Windows 7 dell@DELL-PC Service Pack 1 6.01.7601 x86
//
   Start time Thu Oct 02 20:01:50 2014
***********
Device Utilization for 3S50ATQ144
Used Avail Utilization

    52
    108
    48.15%

    1
    24
    4.17%

    338
    1408
    24.01%

    169
    704
    24.01%

    42
    1624
    2.59%

    0
    3
    0.00%

    1
    3
    33.33%

TOs
Global Buffers
LUTs
CLB Slices
Dffs or Latches
Block RAMs
Block Multipliers
______
Library: work Cell: lc3 microcontroller View: INTERFACE
*****************
 Cell
             Library References Total Area
 BUFGP
             xis3a
                            1 x
 Execute
                                    1
                                            1 Block Multipliers
              work
                            1 x
                                          72 Block Multiplier Dffs
30 MUX CARRYS
93 LUTS
                                    72
                                    30
                                    93
                                   93 93 gates
           xis3a 16 x
xis3a 18 x
xis3a 1 x
xis3a 18 x
xis3a 18 x
xis3a 83 x
                                          16 Dffs or Latches
 FDRE
                                   1
 TRUF
                                    1
                                           1 LUTs
 LUT1
                         1 X
18 X
18 X
83 X
                                    1
1
                                          18 LUTs
 LUT2
                                          18 LUTs
 LUT3
                                    1
                                          83 LUTs
LUT4
                          33 x
             xis3a
 OBUF
                                          18 gates
 controller
                                  18
              work
                            1 x
                                  16
                                          16 LUTs
                                          10 Dffs or Latches
30 gates
16 Dffs or Latches
                                    10
                                 30
16
 decode work 1 x
                                          94 LUTs
15 MUX CARRYs
                                    94
 inc 16 0 OPERATORS 1 x
                                    15
                                  15
15
                                          15 LUTs
Number of ports :
                                      52
 Number of nets:
                                      323
Number of instances :
                                      192
Number of references to this view :
Total accumulated area:
 Number of Block Multiplier Dffs :
                                      72
 Number of Block Multipliers :
 Number of Dffs or Latches:
                                       42
Number of LUTs :
                                      338
```

// Precision RTL Synthesis 2011a.61 (Production Release) Fri May 20 13:37:48 PDT 201

Number of MUX CARRYs: 45
Number of gates: 261
Number of accumulated instances: 506

\*\*\*\*\*\*\*

IO Register Mapping Report \*\*\*\*\*\*\*\*\*\*\*\*\*

Design: work.lc3\_microcontroller.INTERFACE

+   Port	Direction	INFF	+   OUTFF	+   TRIFF
rd   rd	Output		 	+   
addr(15)	Output		 	+   
addr(14)	Output			+   
addr(13) 	Output			 
addr(12)	Output			   
addr(11)	Output			   
addr(10)	Output			   
addr(9)	Output			   
addr(8)	Output			   
addr(7)	Output		   	   
addr(6)	Output			   
addr(5)	Output			   
addr(4)	Output			   
addr(3)	Output			   
addr(2)	Output			   
addr(1)	Output			   
addr(0)	Output			   
din(15)	Output			   
din(14)	Output			 
din(13)	Output		+=====================================	   !
din(12)	Output			   
din(11)	Output		   	   
din(10)	Output		   	   
din(9)	Output		   	   
din(8)	Output		+   	   
din(7)	Output	<b></b> _	+	   
   din(6)	Output		+	+ 

din(5)	Output					
din(4)	Output					
din(3)	Output					
din(2)	Output					
din(1)	Output					
din(0)	Output					
clock	Input					
reset	Input					
dout(15)	Input					
dout(14)	Input					
dout(13)	Input					
dout(12)	Input					
dout(11)	Input					
dout(10)	Input					
dout(9)	Input					
dout(8)	Input					
dout(7)	Input					
dout(6)	Input					
dout(5)	Input					
dout(4)	Input					
dout(3)	Input		   			
dout(2)	Input		   			
dout(1)	Input	   +	   	   		
dout(0)	Input		+	 		
complete	Input		+	++ 		
Total magistans manage 0						

Total registers mapped: 0