

SPI project.

Team name : clean code

team members :-

1- Abdelrahman Adwe Ali

2- Youssef Mohamed Elsayed Taha


3- Mohamed Elsayed Ebrahim

part1 : spi slave part .

Verification plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
SPI_slave_reset_seq	When the reset is asserted rx_valid, rx_data, MISO should be low	Directed at the start of the simulation	-	A checker in the scoreboard compare the result of the DUT and the Golden Model
SPI_check_1	command decoding only legal command prefixes (000, 001, 110, 111).	Randomization the MOSI with inline constraint(3'b000, 3'b001,3'b110,3'b111)	coverpoint on MOSI [9:8] corross with ss_n transaction	A checker in the scoreboard compare the result of the DUT and the Golden Model
SPI_check_2	rx_valid must asserted exactly after 10 cycle from valid commands	apply valid command sequences with ss_n held 13 or 23 cycle	converpoint on delay between command rx_valid = 10 clk cycle	A checker in the scoreboard compare the result of the DUT and the Golden Model
SPI_check_3	ss_n protocol correct fram length (13 or 23 cycle for read)	randomize ss_n pulse high every 13/23 cycle	coverbins for 13/23 cycle transaction	A checker in the scoreboard compare the result of the DUT and the Golden Model
SPI_check_4	FSM transaction follow legal paths	normal sequence generation via monitor stimulus	cross coverage of current state and next state	A checker in the scoreboard compare the result of the DUT and the Golden Model

uvm structure:



```
import shared_pkg::*;

module SPI_slave (SPI_slave_if.DUT SPI_slaveif);

reg [3:0] counter;
reg received_address;
reg [9:0] out_reg;

state_t cs, ns;

always @(posedge SPI_slaveif.clk) begin
    if (~SPI_slaveif.rst_n) begin
        | cs <= IDLE;
    end
    else begin
        | cs <= ns;
    end
end

always @(*) begin
    case (cs)
        IDLE : begin
            if (SPI_slaveif.SS_n)
                | ns = IDLE;
            else
                ns = CHK_CMD;
        end
        CHK_CMD : begin
            if (SPI_slaveif.SS_n)
                | ns = IDLE;
            else begin
                if (~SPI_slaveif.MOSI)
                    | ns = WRITE;
                else begin
                    if (!received_address)
                        | ns = READ_ADD;
                    else
                        ns = READ_DATA;
                end
            end
        end
        WRITE : begin
            if (SPI_slaveif.SS_n)
                | ns = IDLE;
            else
                ns = WRITE;
        end
        READ_ADD : begin
            if (SPI_slaveif.SS_n)
                | ns = IDLE;
            else
                ns = READ_ADD;
        end
    endcase
end
endmodule
```

```

        if (SPI_slaveif.SS_n)
            ns = IDLE;
        else
            ns = READ_ADD;
    end
    READ_DATA : begin
        if (SPI_slaveif.SS_n)
            ns = IDLE;
        else
            ns = READ_DATA;
    end
    default : ns = IDLE;
endcase
end

always @(posedge SPI_slaveif.clk) begin
    if (~SPI_slaveif.rst_n) begin
        SPI_slaveif.rx_data <= 0;
        out_reg <= 0;
        SPI_slaveif.rx_valid <= 0;
        received_address <= 0;
        SPI_slaveif.MISO <= 0;

    end
    else begin
        case (cs)
            IDLE : begin
                SPI_slaveif.rx_valid <= 0;

                out_reg <= 0;
                SPI_slaveif.MISO <= 0;

            end
            CHK_CMD : begin
                counter <= 10;

            end
            WRITE : begin
                if (counter > 0 && !SPI_slaveif.rx_valid) begin
                    out_reg[counter-1] <= SPI_slaveif.MOSI;
                    counter <= counter - 1;

                end
                else begin
                    SPI_slaveif.rx_data <= out_reg;
                    SPI_slaveif.rx_valid <= 1;

                end
            end
        end
    end

```

```

        end
    READ_ADD : begin
        if (counter > 0 && !SPI_slaveif.rx_valid) begin
            out_reg[counter-1] <= SPI_slaveif.MOSI;
            counter <= counter - 1;

        end
        else begin
            SPI_slaveif.rx_data <= out_reg;
            SPI_slaveif.rx_valid <= 1;
            received_address <= 1;

        end
    end
    READ_DATA : begin
        if (SPI_slaveif.tx_valid && (SPI_slaveif.rx_valid)) begin

            if (counter > 0) begin
                SPI_slaveif.MISO <= SPI_slaveif.tx_data[counter-1];
                counter <= counter - 1;

            end
            else begin
                received_address <= 0;

            end
        end
        else begin
            if (counter > 0 && !SPI_slaveif.rx_valid) begin
                out_reg[counter-1] <= SPI_slaveif.MOSI;
                counter <= counter - 1;

            end
            else begin
                SPI_slaveif.rx_data <= out_reg;
                SPI_slaveif.rx_valid <= 1;
                counter <= 8;

            end
        end
    end
    default : ns = IDLE;
endcase
end
end

```

```

`ifdef SIM
property IDLE_to_CHK_CMD;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n) ( $fell(SPI_slaveif.SS_n) && cs == IDLE ) |-> (ns == CHK_CMD);
endproperty
assert property (IDLE_to_CHK_CMD);
cover property (IDLE_to_CHK_CMD);

property CHK_CMD_to_write;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n) (!SPI_slaveif.SS_n && cs == CHK_CMD && !SPI_slaveif.MOSI) |-> (ns == WRITE);
endproperty
assert property (CHK_CMD_to_write);
cover property (CHK_CMD_to_write);

property CHK_CMD_read_address;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n) (!SPI_slaveif.SS_n && cs == CHK_CMD && SPI_slaveif.MOSI && !received_address) |-> (ns == READ_ADD);
endproperty

assert property (CHK_CMD_read_address);
cover property (CHK_CMD_read_address);

property CHK_CMD_to_read_data;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n) (!SPI_slaveif.SS_n && cs == CHK_CMD && SPI_slaveif.MOSI && received_address) |-> (ns == READ_DATA);
endproperty

assert property (CHK_CMD_to_read_data);
cover property (CHK_CMD_to_read_data);

property WRITE_to_IDLE;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n) (SPI_slaveif.SS_n && cs == WRITE) |-> (ns == IDLE);
endproperty
assert property (WRITE_to_IDLE);
cover property (WRITE_to_IDLE);

property READ_ADD_to_IDLE;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n) (SPI_slaveif.SS_n && cs == READ_ADD) |-> (ns == IDLE);
endproperty
assert property (READ_ADD_to_IDLE);
cover property (READ_ADD_to_IDLE);

property READ_DATA_to_IDLE;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n) (SPI_slaveif.SS_n && cs == READ_DATA) |-> (ns == IDLE);
endproperty
assert property (READ_DATA_to_IDLE);
cover property (READ_DATA_to_IDLE);
`endif
`endmodule

```

spi_slave_if :

```
//interface SPI_slave_if (input bit clk);

logic MOSI, rst_n, SS_n, tx_valid,rx_valid,rx_valid_GM, MISO,MISO_GM;
logic [7:0] tx_data;
logic [9:0] rx_data,rx_data_GM;

modport DUT (
    input MOSI, rst_n, SS_n, tx_valid,clk,tx_data,
    output rx_valid, MISO,rx_data
);

// modport GM (
//    input MOSI, rst_n, SS_n, tx_valid,clk,tx_data,
//    output rx_valid_GM, MISO_GM,rx_data_GM
// );

endinterface : SPI_slave_if
```

spi_slave sva :

```

module SPI_slave_sva (SPI_slave_if.DUT SPI_
                      _);

property MISO_reset;
  @(posedge SPI_slaveif.clk) (!SPI_slaveif.rst_n) |=> (~SPI_slaveif.MISO);
endproperty

assert property (MISO_reset);
cover property (MISO_reset);

property rx_valid_reset;
  @(posedge SPI_slaveif.clk) (!SPI_slaveif.rst_n) |=> (~SPI_slaveif.rx_valid);
endproperty

assert property (rx_valid_reset);
cover property (rx_valid_reset);

property rx_data_reset;
  @(posedge SPI_slaveif.clk) (!SPI_slaveif.rst_n) |=> (SPI_slaveif.rx_data == 0);
endproperty
  cover property (MISO_reset);
assert property (rx_data_reset);
cover property (rx_data_reset);

property valid_command_wr_addr;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n)
    ($fell(SPI_slaveif.SS_n) ##1 !SPI_slaveif.MOSI ##1 !SPI_slaveif.MOSI ##1 !SPI_slaveif.MOSI) |-> ##10 (SPI_slaveif.rx_valid) ##[0:$](SPI_slaveif.SS_n);
endproperty

assert property (valid_command_wr_addr);
cover property (valid_command_wr_addr);

property valid_command_wr_data;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n)
    ($fell(SPI_slaveif.SS_n) ##1 !SPI_slaveif.MOSI ##1 !SPI_slaveif.MOSI ##1 !SPI_slaveif.MOSI) |-> ##10 (SPI_slaveif.rx_valid)##[0:$](SPI_slaveif.SS_n);
endproperty

assert property (valid_command_wr_data);
cover property (valid_command_wr_data);

property valid_command_rd_addr;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n)
    ($fell(SPI_slaveif.SS_n) ##1 SPI_slaveif.MOSI ##1 SPI_slaveif.MOSI ##1 SPI_slaveif.MOSI) |-> ##10 (SPI_slaveif.rx_valid)##[0:$](SPI_slaveif.SS_n);
endproperty

assert property (valid_command_rd_addr);
cover property (valid_command_rd_addr);

```

```

property valid_command_rd_data;
  @(posedge SPI_slaveif.clk) disable iff (!SPI_slaveif.rst_n)
    ($fell(SPI_slaveif.SS_n) ##1 SPI_slaveif.MOSI ##1 SPI_slaveif.MOSI ##1 SPI_slaveif.MOSI) |-> ##10 (SPI_slaveif.rx_valid)##[0:$](SPI_slaveif.SS_n);
endproperty

assert property (valid_command_rd_data);
cover property (valid_command_rd_data);

endmodule

```

spi_slave golden model:

```
module SPI_slave_GM (
    input MOSI ,
    input SS_n ,
    input clk , rst_n ,
    input tx_valid ,
    input [7:0] tx_data ,
    output reg MISO ,
    output reg [9:0] rx_data ,
    output reg rx_valid
);
parameter IDLE      = 3'b000 ;
parameter CHK_CMD   = 3'b001 ;
parameter WRITE     = 3'b010 ;
parameter READ_ADD  = 3'b011 ;
parameter READ_DATA = 3'b100 ;

reg [3:0] counter;
reg rd_add;
reg [9:0] out_reg;

reg [2:0]cs, ns;

always @(posedge clk) begin
    if (~rst_n) begin
        cs <= IDLE;
    end
    else begin
        cs <= ns;
    end
end

always @(*) begin
    case (cs)
        IDLE : begin
            if (SS_n)
                ns = IDLE;
            else
                ns = CHK_CMD;
        end
        CHK_CMD : begin
            if (tx_valid)
                rx_data = tx_data;
            else
                rx_data = 10'b0;
        end
    endcase
end
```

```

CHK_CMD : begin
    if (SS_n)
        ns = IDLE;
    else begin
        if (~MOSI)
            ns = WRITE;
        else begin
            if (!rd_add)
                ns = READ_ADD;
            else
                ns = READ_DATA;
        end
    end
end

WRITE : begin
    if (SS_n)
        ns = IDLE;
    else
        ns = WRITE;
end

READ_ADD : begin
    if (SS_n)
        ns = IDLE;
    else
        ns = READ_ADD;
end

READ_DATA : begin
    if (SS_n)
        ns = IDLE;
    else
        ns = READ_DATA;
end
endcase
end

always @(posedge clk) begin
    if (~rst_n) begin
        rx_data <= 0;
        rx_valid <= 0;
        rd_add <= 0;
        out_reg <= 0;
        MISO <= 0;
    end
end

```

```
+    end
5    else begin
6        case (cs)
7            IDLE : begin
8                rx_valid <= 0;
9
10               out_reg <= 0;
11               MISO <= 0;
12
13           end
14           CHK_CMD : begin
15               counter <= 10;
16
17           end
18           WRITE : begin
19               if (counter > 0 && !rx_valid) begin
20                   out_reg[counter-1] <= MOSI;
21                   counter <= counter - 1;
22
23               end
24               else begin
25                   rx_data <= out_reg;
26                   rx_valid <= 1;
27
28               end
29           end
30
31           READ_ADD : begin
32               if (counter > 0 && !rx_valid) begin
33                   out_reg[counter-1] <= MOSI;
34                   counter <= counter - 1;
35
36               end
37               else begin
38                   rx_data <= out_reg;
39                   rx_valid <= 1;
40                   rd_add <= 1;
41
42               end
43           end
44           READ_DATA : begin
45               if (tx_valid && (rx_valid)) begin
46
47                   if (counter > 0) begin
48                       MISO <= tx_data[counter-1];
49                       counter <= counter - 1;
50
51               end
52           end
53       end
54   end
```

```

        else begin
            rd_add <= 0;

        end
    end
else begin
    if (counter > 0 && !rx_valid) begin
        out_reg[counter-1] <= MOSI;
        counter <= counter - 1;

    end
else begin
    rx_data <= out_reg;
    rx_valid <= 1;
    counter <= 8;

end
end
endcase
end
endmodule

```

spi_slave top:

```

///////////////////////////////
// Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
//
// Description: UVM Example
//
///////////////////////////////

import uvm_pkg::*;
`include "uvm_macros.svh"
import SPI_slave_test_pkg::*;

module top();
    bit clk;
    initial begin
        forever begin
            #1 clk = ~clk;
        end
    end

    SPI_slave_if SPI_slaveif (clk);
    SPI_slave_GM GM (SPI_slaveif.MOSI,SPI_slaveif.SS_n,SPI_slaveif.clk,SPI_slaveif.rst_n,
                    SPI_slaveif.tx_valid,SPI_slaveif.tx_data,SPI_slaveif.MISO_GM,SPI_slaveif.rx_data_GM,SPI_slaveif.rx_valid_GM);

    SPI_slave DUT (SPI_slaveif);
    bind SPI_slave SPI_slave_sva inst (SPI_slaveif);
    initial begin
        uvm_config_db #(virtual SPI_slave_if)::set(null,"uvm_test_top","SPI",SPI_slaveif);
        run_test("SPI_slave_test");
    end
endmodule

```

spi_slave test:

```
package SPI_slave_test_pkg;
import SPI_slave_env_pkg::*;
import SPI_slave_sequencer_pkg::*;
import SPI_slave_config_pkg::*;
import SPI_slave_rst_seq_pkg::*;
import SPI_slave_main_seq_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"

class SPI_slave_test extends uvm_test;
    `uvm_component_utils(SPI_slave_test);

    SPI_slave_env slave_env;
    SPI_slave_config SPI_slave_cfg;
    SPI_slave_rst_seq reset_sq;
    SPI_slave_write_sequence main_wr_sq;
    SPI_slave_read_sequence main_rd_sq;
    SPI_slave_read_write_sequence main_rd_wr_seq;

    function new(string name = "SPI_slave_test", uvm_component parent = null);
        super.new(name, parent);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        slave_env = SPI_slave_env::type_id::create("slave_env", this);
        SPI_slave_cfg = SPI_slave_config::type_id::create("SPI_slave_cfg");
        reset_sq = SPI_slave_rst_seq::type_id::create("reset_sq");
        main_wr_sq = SPI_slave_write_sequence::type_id::create("main_wr_sq");
        main_rd_sq = SPI_slave_read_sequence::type_id::create("main_rd_sq");
        main_rd_wr_seq = SPI_slave_read_write_sequence::type_id::create("main_rd_wr_seq");
        if(!uvm_config_db #(virtual SPI_slave_if)::get(this, "", "SPI", SPI_slave_cfg.SPI_slave_vif))
            `uvm_fatal("build_phase", "Test - slave - Unable to get configuration object");

        SPI_slave_cfg.is_active = UVM_ACTIVE;
        uvm_config_db #(SPI_slave_config)::set(this, "slave_env.*", "CFG", SPI_slave_cfg);
    endfunction

    task run_phase(uvm_phase phase);
        super.run_phase(phase);
        phase.raise_objection(this);

        `uvm_info("run_phase", "reset asserted", UVM_LOW)
        reset_sq.start(slave_env.agt.sqr);
        `uvm_info("run_phase", "reset deasserted", UVM_LOW)

        `uvm_info("run_phase", "stimulus generation write sequence started", UVM_LOW)
        main_wr_sq.start(slave_env.agt.sqr);
    endtask
endpackage
```

```
`uvm_info("run_phase","stimulus generation write sequence ended",UVM_LOW)

`uvm_info("run_phase","reset asserted",UVM_LOW)
reset_sq.start(slave_env.agt.sqr);
`uvm_info("run_phase","reset deasserted",UVM_LOW)

`uvm_info("run_phase","stimulus generation read squence started",UVM_LOW)
main_rd_sq.start(slave_env.agt.sqr);
`uvm_info("run_phase","stimulus generation read sequence ended",UVM_LOW)

`uvm_info("run_phase","reset asserted",UVM_LOW)
reset_sq.start(slave_env.agt.sqr);
`uvm_info("run_phase","reset deasserted",UVM_LOW)

`uvm_info("run_phase","stimulus generation read write squence started",UVM_LOW)
main_rd_wr_seq.start(slave_env.agt.sqr);
`uvm_info("run_phase","stimulus generation read write sequence ended",UVM_LOW)

phase.drop_objection(this);

endtask

endclass
endpackage
```

spi_slave env :

```
//////////  
// Author: Kareem Waseem  
// Course: Digital Verification using SV & UVM  
//  
// Description: UVM Example  
//  
//////////  
  
package SPI_slave_env_pkg;  
  import uvm_pkg::*;  
  `include "uvm_macros.svh"  
  import SPI_slave_agent_pkg::*;  
  import SPI_slave_scoreboard_pkg::*;  
  import SPI_slave_cover_pkg::*;  
  
  class SPI_slave_env extends uvm_env;  
    `uvm_component_utils(SPI_slave_env);  
  
    SPI_slave_agent agt;  
    SPI_slave_cover cov;  
    SPI_slave_scoreboard sb;  
  
    function new (string name = "SPI_slave_env",uvm_component parent = null);  
      super.new(name,parent);  
    endfunction  
  
    function void build_phase (uvm_phase phase);  
      super.build_phase(phase);  
      agt = SPI_slave_agent::type_id::create("agt",this);  
      cov = SPI_slave_cover::type_id::create("cov",this);  
      sb = SPI_slave_scoreboard::type_id::create("sb",this);  
    endfunction  
  
    function void connect_phase (uvm_phase phase);  
      super.connect_phase(phase);  
      agt.agt_ap.connect(sb.sb_export);  
      agt.agt_ap.connect(cov.cov_export);  
    endfunction  
  
  endclass  
endpackage
```

spi_slave agent :

```
1  package SPI_slave_agent_pkg;
2      import uvm_pkg::*;
3      `include "uvm_macros.svh"
4      import SPI_slave_driver_pkg::*;
5      import SPI_slave_sequencer_pkg::*;
6      import SPI_slave_monitor_pkg::*;
7      import SPI_slave_config_pkg::*;
8      import SPI_slave_item_pkg::*;
9
10     class SPI_slave_agent extends uvm_agent;
11         `uvm_component_utils(SPI_slave_agent);
12         SPI_slave_sequencer sqr;
13         SPI_slave_driver driver;
14         SPI_slave_monitor monitor;
15         SPI_slave_config cfg;
16         uvm_analysis_port #(SPI_slave_item) agt_ap;
17
18         function new (string name = "SPI_slave_agent",uvm_component parent = null);
19             super.new(name,parent);
20         endfunction
21
22         function void build_phase (uvm_phase phase);
23             super.build_phase(phase);
24             if (!uvm_config_db #(SPI_slave_config)::get(this,"","CFG",cfg))
25                 `uvm_fatal("build_phase", "Unable to get configuration object");
26
27             if(cfg.is_active == UVM_ACTIVE)begin
28                 driver = SPI_slave_driver::type_id::create("driver",this);
29                 sqr = SPI_slave_sequencer::type_id::create("sqr",this);
30             end
31             monitor = SPI_slave_monitor::type_id::create("monitor",this);
32             agt_ap = new("agt_ap",this);
33
34         endfunction
35
36         function void connect_phase (uvm_phase phase);
37             super.connect_phase(phase);
38
39             if(cfg.is_active == UVM_ACTIVE)begin
40                 driver.SPI_slave_vif = cfg.SPI_slave_vif;
41                 driver.seq_item_port.connect(sqr.seq_item_export);
42             end
43
44             monitor.SPI_slave_vif = cfg.SPI_slave_vif;
45             monitor.mon_ap.connect(agt_ap);
46
47         endfunction
48     endclass
49 endpackage
```

spi_slave driver :

```
package SPI_slave_driver_pkg;
`include "uvm_macros.svh"
import SPI_slave_config_pkg::*;
import SPI_slave_item_pkg::*;
import uvm_pkg::*;

class SPI_slave_driver extends uvm_driver #(SPI_slave_item);
  `uvm_component_utils(SPI_slave_driver);

  virtual SPI_slave_if SPI_slave_vif;
  SPI_slave_item seq_item;

  function new (string name = "SPI_slave_driver",uvm_component parent = null );
    super.new(name,parent);
  endfunction

  task run_phase (uvm_phase phase);
    super.run_phase(phase);
    forever begin
      class SPI_slave_item extends uvm_sequence_item;
        seq_item = SPI_slave_item::type_id::create("seq_item");
        seq_item_port.get_next_item(seq_item);
        SPI_slave_vif.rst_n = seq_item.rst_n;
        SPI_slave_vif.MOSI = seq_item.MOSI;
        SPI_slave_vif.tx_data = seq_item.tx_data;
        SPI_slave_vif.tx_valid = seq_item.tx_valid;
        SPI_slave_vif.SS_n = seq_item.SS_n;
        @(negedge SPI_slave_vif.clk);
        seq_item_port.item_done();
        `uvm_info("run_phase" , seq_item.convert2string_stimulus(),UVM_HIGH)
      end
    endtask
  endclass
endpackage
```

spi_slave sequencer :

```
package SPI_slave_sequencer_pkg;
import uvm_pkg::*;
import SPI_slave_item_pkg::*;
`include "uvm_macros.svh"

class SPI_slave_sequencer extends uvm_sequencer #(SPI_slave_item);
  `uvm_component_utils(SPI_slave_sequencer);

  function new (string name = "SPI_slave_sequencer",uvm_component parant = null);
    super.new(name,parant);
  endfunction

endclass
endpackage
```

spi_slave item :


```

package SPI_slave_item_pkg;
import uvm_pkg::*;
import shared_pkg::*;

`include "uvm_macros.svh"
class SPI_slave_item extends uvm_sequence_item;
`uvm_object_utils(SPI_slave_item)

rand logic MOSI, rst_n, SS_n, tx_valid;
rand logic [7:0] tx_data;

//output signals
logic [9:0] rx_data,rx_data_GM;
logic rx_valid,rx_valid_GM, MISO,MISO_GM;

//control signals

rand operation_t operation;
operation_t pre_operation = read_data;
rand int cycle_count = 0;
rand bit[2:0]spi_cmd;

rand bit MOSI_data[];

constraint reset_c {
| rst_n dist {0:=1,1:=99};
}
constraint MOSI_c {
| MOSI_data.size() == cycle_count-1;
}
constraint tx_valid_c {
| if (operation == read_data) {
| | tx_valid == 1;
| }
| else{
| | tx_valid == 0;
| }
}

constraint spi_cmd_cons{
| spi_cmd inside {3'b000, 3'b001, 3'b110, 3'b111};

if(operation == write_addr){
| spi_cmd == 3'b000;
}
else if (operation == write_data){
| spi_cmd == 3'b001;
}
}

```

```

}
else if(operation == read_data){
| spi_cmd == 3'b111;
}

constraint cycle_count_cons{
if(operation == read_data){
| cycle_count == 23;
}
else{
| cycle_count == 13;
}
}

function void post_randomize();
pre_operation = operation;
MOSI_data = new[cycle_count-1];
for(int i = 0; i < 3; i++)begin
| MOSI_data[i] = spi_cmd[2-i];
end
for(int i = 3; i < cycle_count-1; i++)begin
| MOSI_data[i] = $urandom_range(0,1);
end
endfunction

function new (string name = "SPI_slave_item");
super.new(name);
endfunction

function string convert2string();
return $sformatf("%s MOSI = %d,MISO = %d,SS_n = %d,rst_n = %d,rx_data = %d,rx_valid = %d,tx_data = %d,tx_valid = %d",super.convert2string(),
| | | | | MOSI,MISO,SS_n,rst_n,rx_data,rx_valid,tx_data,tx_valid);
endfunction

function string convert2string_stimulus();
return $sformatf("MOSI = %d,MISO = %d,SS_n = %d,rst_n = %d,rx_data = %d,rx_valid = %d,tx_data = %d,tx_valid = %d",
| | | | | MOSI,MISO,SS_n,rst_n,rx_data,rx_valid,tx_data,tx_valid);
endfunction

endclass
endpackage

```

spi_slave rst seq :

```

package SPI_slave_RST_seq_pkg;
  import uvm_pkg::*;
  import SPI_slave_item_pkg::*;
  `include "uvm_macros.svh"
    class SPI_slave_RST_seq extends uvm_sequence #(SPI_slave_item);
      `uvm_object_utils(SPI_slave_RST_seq)
      SPI_slave_item seq_item;

      function new (string name = "SPI_slave_RST_seq");
        super.new(name);
      endfunction

      task body;
        repeat(5)begin
          seq_item = SPI_slave_item::type_id::create("seq_item");
          start_item(seq_item);
          seq_item.rst_n = 0;
          seq_item.MOSI = 0;
          seq_item.tx_data = 0;
          seq_item.tx_valid = 0;
          seq_item.SS_n = 1;
          finish_item(seq_item);
        end

        repeat(1)begin
          seq_item = SPI_slave_item::type_id::create("seq_item");
          start_item(seq_item);
          seq_item.rst_n = 1;
          seq_item.MOSI = 0;
          seq_item.tx_data = 0;
          seq_item.tx_valid = 0;
          seq_item.SS_n = 0;
          finish_item(seq_item);
        end

        repeat(1)begin
          seq_item = SPI_slave_item::type_id::create("seq_item");
          start_item(seq_item);
          seq_item.rst_n = 1;
          seq_item.MOSI = 0;
          seq_item.tx_data = 0;
          seq_item.tx_valid = 0;
          seq_item.SS_n = 1;
          finish_item(seq_item);
        end
      endtask
    endclass
  endpackage

```

spi_slave main seq :

```
package SPI_slave_main_seq_pkg;
  import SPI_slave_item_pkg::*;
  import shared_pkg::*;
  import uvm_pkg::*;
  `include "uvm_macros.svh"
class SPI_slave_write_sequence extends uvm_sequence #(SPI_slave_item);
  `uvm_object_utils(SPI_slave_write_sequence)

  SPI_slave_item item;

  function new(string name = "SPI_slave_write_sequence");
    super.new(name);
  endfunction

  task body();
    item = SPI_slave_item::type_id::create("item");
    repeat(2000)begin
      assert(item.randomize() with{
        operation inside{write_addr, write_data};
      });
      send_transaction(item);
    end
  endtask

  task send_transaction(SPI_slave_item trans_item);
    SPI_slave_item item;
    int transaction_cycle = trans_item.cycle_count;
    item = SPI_slave_item::type_id::create("item");
    start_item(item);
    assert(item.randomize() with{
      SS_n == 0;
      rst_n == 1;
      operation == trans_item.operation;
      tx_data == trans_item.tx_data;
    });
    finish_item(item);
  endtask
endpackage
```

```
for(int j = 0; j < transaction_cycle-1; j++)begin
    start_item(item);
    assert(item.randomize() with{
        SS_n == 0;
        rst_n == 1;
        operation == trans_item.operation;
        tx_data == trans_item.tx_data;

        MOSI == trans_item.MOSI_data[j];
    });
    finish_item(item);
end

start_item(item);
assert(item.randomize() with{
    SS_n == 1;
    rst_n == 1;
    operation == trans_item.operation;
    tx_data == trans_item.tx_data;

});
finish_item(item);

endtask
endclass
```

```
class SPI_slave_read_sequence extends uvm_sequence #(SPI_slave_item);
  `uvm_object_utils(SPI_slave_read_sequence)

  SPI_slave_item item;

  function new(string name = "SPI_slave_read_sequence");
    super.new(name);
  endfunction

  task body();
    item = SPI_slave_item::type_id::create("item");

    repeat(1000)begin

      assert(item.randomize()) with{
        operation inside{read_addr, read_data};

        if(pre_operation == read_addr){
          operation == read_data;
        }
        else if(pre_operation == read_data){
          operation == read_addr;
        }
        else{
          operation == read_addr;
        }

      };

      send_transaction(item);

    end

  endtask
```

```

task send_transaction(SPI_slave_item trans_item);
    SPI_slave_item item;
    int transaction_cycle = trans_item.cycle_count;
    item = SPI_slave_item::type_id::create("item");
    start_item(item);
    assert(item.randomize()) with{
        SS_n == 0;
        rst_n ==1;
        operation == trans_item.operation;
        tx_data == trans_item.tx_data;
    });
    finish_item(item);

    for(int j = 0; j< transaction_cycle-1; j++)begin
        start_item(item);
        assert(item.randomize()) with{
            SS_n == 0;
            rst_n == 1;
            operation == trans_item.operation;
            tx_data == trans_item.tx_data;

            MOSI == trans_item.MOSI_data[j];
        });
        finish_item(item);
    end

    start_item(item);
    assert(item.randomize()) with{
        SS_n == 1;
        rst_n ==1;
        operation == trans_item.operation;
        tx_data == trans_item.tx_data;
    });
    finish_item(item);

endtask
endclass

```

```

class SPI_slave_read_write_sequence extends uvm_sequence #(SPI_slave_item);
  `uvm_object_utils(SPI_slave_read_write_sequence)

  SPI_slave_item item;

  function new(string name = "SPI_slave_read_write_sequence");
    super.new(name);
  endfunction

  task body();
    item = SPI_slave_item::type_id::create("item");
    repeat(2000)begin

      assert(item.randomize() with{
        if(pre_operation == write_addr){
          operation inside {write_addr, write_data};
        }
        else if (pre_operation == write_data){
          operation dist {write_addr :/40, read_addr :/60, read_data :/
        }
        else if(pre_operation == read_addr){
          operation == read_data;
        }
        else if(pre_operation == read_data){
          operation dist {write_addr :/60, read_addr :/40, read_data :/
        }
        else{
          operation == write_addr;
        }
      }) ;

      send_transaction(item);

    end
  endtask

```

```

task send_transaction(SPI_slave_item trans_item);
    SPI_slave_item item;
    int transaction_cycle = trans_item.cycle_count;
    item = SPI_slave_item::type_id::create("item");
    start_item(item);
    assert(item.randomize()) with{
        SS_n == 0;
        rst_n ==1;
        operation == trans_item.operation;
        tx_data == trans_item.tx_data;
    });
    finish_item(item);

    for(int j = 0; j< transaction_cycle-1; j++)begin
        start_item(item);
        assert(item.randomize()) with{
            SS_n == 0;
            rst_n ==1;
            operation == trans_item.operation;
            tx_data == trans_item.tx_data;
            MOSI == trans_item.MOSI_data[j];
        });
        finish_item(item);
    end

    start_item(item);
    assert(item.randomize()) with{
        SS_n == 1;
        rst_n ==1;
        operation == trans_item.operation;
        tx_data == trans_item.tx_data;
    });
    finish_item(item);

endtask
endclass

endpackage

```

spi_slave monitor :

```
package SPI_slave_monitor_pkg;
  `include "uvm_macros.svh"
  import uvm_pkg::*;
  import SPI_slave_item_pkg::*;

  class SPI_slave_monitor extends uvm_monitor;
    `uvm_component_utils(SPI_slave_monitor);

    virtual SPI_slave_if SPI_slave_vif;
    SPI_slave_item rsp_seq_item;
    uvm_analysis_port #(SPI_slave_item) mon_ap;

    function new (string name = "SPI_slave_monitor",uvm_component parent = null
    | super.new(name,parent);
    endfunction

    function void build_phase (uvm_phase phase);
      super.build_phase(phase);

      mon_ap = new("mon_ap",this);

    endfunction

    task run_phase (uvm_phase phase);
      super.run_phase(phase);
      forever begin
        rsp_seq_item = SPI_slave_item::type_id::create("rsp_seq_item");
        @(negedge SPI_slave_vif.clk);

        rsp_seq_item.rst_n = SPI_slave_vif.rst_n;
        rsp_seq_item.MOSI = SPI_slave_vif.MOSI;
        rsp_seq_item.MISO = SPI_slave_vif.MISO;
        rsp_seq_item.SS_n = SPI_slave_vif.SS_n;
        rsp_seq_item.tx_data = SPI_slave_vif.tx_data;
        rsp_seq_item.tx_valid = SPI_slave_vif.tx_valid;
        rsp_seq_item.rx_data = SPI_slave_vif.rx_data;
        rsp_seq_item.rx_valid = SPI_slave_vif.rx_valid;
        rsp_seq_item.rx_data_GM = SPI_slave_vif.rx_data_GM;
        rsp_seq_item.rx_valid_GM = SPI_slave_vif.rx_valid_GM;
        rsp_seq_item.MISO_GM = SPI_slave_vif.MISO_GM;
        mon_ap.write(rsp_seq_item);
        `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_DEBUG);
      end
    endtask
  endclass
endpackage
```

spi_slave config :

```
1 package SPI_slave_config_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     class SPI_slave_config extends uvm_object;
5         `uvm_object_utils(SPI_slave_config);
6
7         virtual SPI_slave_if SPI_slave_vif;
8         uvm_active_passive_enum is_active;
9
10        function new (string name = "SPI_slave_config");
11            super.new(name);
12        endfunction
13    endclass
14 endpackage
15
```

spi_slave shared pkg:

```
1 package shared_pkg;
2
3     typedef enum {IDLE, CHK_CMD, WRITE, READ_ADD ,READ_DATA}state_t;
4
5     typedef enum {write_addr, write_data, read_addr, read_data}operation_t;
6 endpackage
```

spi_slave scoreboard:

```
package SPI_slave_scoreboard_pkg;
import uvm_pkg::*;
import SPI_slave_item_pkg::*;

`include "uvm_macros.svh"

class SPI_slave_scoreboard extends uvm_scoreboard;
  `uvm_component_utils(SPI_slave_scoreboard)

  uvm_analysis_export #(SPI_slave_item) sb_export;
  uvm_tlm_analysis_fifo #(SPI_slave_item) sb_fifo;
  SPI_slave_item sb_item;

  int error = 0,correct = 0;

  function new (string name = "SPI_slave_scoreboard",uvm_component parent = null);
    super.new(name,parent);
  endfunction

  function void build_phase (uvm_phase phase);
    super.build_phase(phase);

    sb_export = new("sb_export",this);
    sb_fifo = new("sb_fifo",this);
    sb_item = SPI_slave_item::type_id::create("sb_item");

  endfunction

  function void connect_phase (uvm_phase phase);
    super.connect_phase(phase);
    sb_export.connect(sb_fifo.analysis_export);
  endfunction

  task run_phase (uvm_phase phase);
    super.run_phase(phase);
    forever begin
      sb_fifo.get(sb_item);
      //ref_model(sb_item);
      if (sb_item.MISO != sb_item.MISO_GM || sb_item.rx_data != sb_item.rx_data_GM || sb_item.rx_valid != sb_item.rx_valid_GM ) begin
        `uvm_error("run_phase" , $sformatf("compresion failed, transaction recevied by the DUT %s while the ref_rx_data = %0d",
        [sb_item.ref_rx_data_GM], [sb_item.ref_rx_valid_GM], [sb_item.ref_rx_valid], [sb_item.ref_MISO], [sb_item.ref_rx_data], [sb_item.ref_rx_valid]));
        error++;
      end
      else begin
        `uvm_info("run_phase",$sformatf("correct out : %s ",sb_item.convert2string()),UVM_HIGH);
        correct++;
      end
    end
  end
end
```

```
  endtask

  function void report_phase(uvm_phase phase);
    super.report_phase(phase);
    `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct), UVM_MEDIUM);
    `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error), UVM_MEDIUM);
  endfunction

endclass
endpackage
```

spi_slave coverage:

```
1 package SPI_slave_cover_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 import SPI_slave_item_pkg::*;
5 `include "uvm_macros.svh"
6
7 class SPI_slave_cover extends uvm_component;
8   `uvm_component_utils(SPI_slave_cover)
9
10  uvm_analysis_export #(SPI_slave_item) cov_export;
11  uvm_tlm_analysis_fifo #(SPI_slave_item) cov_fifo;
12  SPI_slave_item cov_item;
13
14  covergroup SPI_cvg;
15
16    rx_cov: coverpoint cov_item.rx_data[9:8] iff (cov_item.SS_n){
17      bins rx_wr_addr = {2'b00};
18      bins rx_wr_data = {2'b01};
19      bins rx_rd_addr = {2'b10};
20      bins rx_read_data = {2'b11};
21      bins w_address_w_data_r_address_r_data = (2'b00 => 2'b01 => 2'b10 => 2'b11);
22    }
23
24    SS_cov: coverpoint cov_item.SS_n {
25      bins full_tr = (1 => 0[*13] => 1);
26      bins extended_tr = (1 => 0[*23] => 1);
27    }
28
29    MOSI_cov: coverpoint cov_item.MOSI {
30      bins write_addr = (0 => 0 => 0);
31      bins write_data = (0 => 0 => 1);
32      bins read_addr = (1 => 1 => 0);
33      bins read_data = (1 => 1 => 1);
34    }
35
36    cross SS_cov,rx_cov {
37      option.cross_auto_bin_max = 0;
38      bins write_addr_full_tr = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_wr_addr);
39      bins write_data_full_tr = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_wr_data);
40      bins read_addr_full_tr = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_rd_addr);
41      bins write_data_extended_tr = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_read_data);
42
43      ignore_bins extended_with_wr_addr = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_wr_addr);
44      ignore_bins extended_with_wr_data = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_wr_data);
45      ignore_bins extended_with_rd_addr = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_rd_addr);
46      ignore_bins full_with_rd_data = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_read_data);
47    }
48
49  endgroup
```

```

1  function new (string name = "SPI_slave_cover",uvm_component parant = null);
2    super.new(name,parant);
3    SPI_cvg = new();
4  endfunction
5
6  function void build_phase (uvm_phase phase);
7    super.build_phase(phase);
8
9    cov_export = new("cov_export",this);
10   cov_fifo = new("cov_fifo",this);
11   // cov_item = SPI_slave_item::type_id::create("cov_item");
12
13  endfunction
14
15  function void connect_phase (uvm_phase phase);
16    super.connect_phase(phase);
17    cov_export.connect(cov_fifo.analysis_export);
18  endfunction
19
20  task run_phase (uvm_phase phase);
21    super.run_phase(phase);
22    forever begin
23      cov_fifo.get(cov_item);
24      SPI_cvg.sample();
25    end
26
27  endtask
28
29 endclass
30 endpackage

```

spi_slave do file :

```

1 vlib work
2 vlog -f src_files.list +cover -covercells
3 vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all -cover
4 add wave /top/SPI_slaveif/*
5 add wave /top/DUT/inst/assert_valid_command_wr_addr /top/DUT/inst/assert_valid_command_wr_data \
6 /top/DUT/inst/assert_valid_command_rd_addr /top/DUT/inst/assert_valid_command_rd_data
7 add wave -position insertpoint \
8 /top/DUT/cs
9 add wave -position insertpoint \
10 /top/DUT/received_address
11 coverage save SPI_slave.ucdb -onexit
12 run -all
13 coverage exclude -src SPI_slave.sv -line 61 -code b
14 coverage exclude -src SPI_slave.sv -line 139 -code b
15 coverage exclude -src SPI_slave.sv -line 61 -code s
16 coverage exclude -src SPI_slave.sv -line 139 -code s
17 # vcover report SPI_slave.ucdb -details -annotate -all -output coverage_rpt.txt

```

code coverage :

```
3 | | | | | SPI_slave.sv(149) 0 1
4 Branch Coverage:
5 | Enabled Coverage Bins Hits Misses Coverage
6 | ----- - - - - -
7 | Branches 38 38 0 100.00%
8
```

```
9 Statement Coverage:
10 | Enabled Coverage Bins Hits Misses Coverage
11 | ----- - - - - -
12 | Statements 43 43 0 100.00%
13
```

```
14 Toggle Coverage:
15 | Enabled Coverage Bins Hits Misses Coverage
16 | ----- - - - - -
17 | Toggles 40 40 0 100.00%
18
```

```

3 =====
4 === Instance: /top/SPI_slaveif
5 === Design Unit: work.SPI_slave_if
6 =====
7 Toggle Coverage:
8   Enabled Coverage      Bins    Hits    Misses  Coverage
9   -----      -----  -----  -----
0   Toggles          74     74       0  100.00%
1
2 =====Toggle Details=====
3
4 Toggle Coverage for instance /top/SPI_slaveif --
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
279
280
281
282
283
284
285
286
287
288
289
289
290
291
292
293
294
295
296
297
298
299
299
300
301
302
303
304
305
306
307
308
309
309
310
311
312
313
314
315
316
317
318
319
319
320
321
322
323
324
325
326
327
328
329
329
330
331
332
333
334
335
336
337
338
339
339
340
341
342
343
344
345
346
347
348
349
349
350
351
352
353
354
355
356
357
358
359
359
360
361
362
363
364
365
366
367
368
369
369
370
371
372
373
374
375
376
377
378
379
379
380
381
382
383
384
385
386
387
388
389
389
390
391
392
393
394
395
396
397
398
399
399
400
401
402
403
404
405
406
407
408
409
409
410
411
412
413
414
415
416
417
418
419
419
420
421
422
423
424
425
426
427
428
429
429
430
431
432
433
434
435
436
437
438
439
439
440
441
442
443
444
445
446
447
448
449
449
450
451
452
453
454
455
456
457
458
459
459
460
461
462
463
464
465
466
467
468
469
469
470
471
472
473
474
475
476
477
478
479
479
480
481

```

functional coverage :

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merc
/SPI_slave_cover_pkg/SPI_slave_cover		100.00%					
└ TYPE SPI_cvg		100.00%	100	100.00...		✓	
└ CVP SPI_cvg::rx_cov		100.00%	100	100.00...		✓	
└ CVP SPI_cvg::SS_cov		100.00%	100	100.00...		✓	
└ CVP SPI_cvg::MOSI_cov		100.00%	100	100.00...		✓	
└ CROSS SPI_cvg::(#cross_0#)		100.00%	100	100.00...		✓	
└ INST VSPI_slave_cover_pkg::SPI_slave_cover::SPI_cvg		100.00%	100	100.00...		✓	
└ CVP rx_cov		100.00%	100	100.00...		✓	
└ B bin rx_wr_addr		3033	1	100.00...		✓	
└ B bin rx_wr_data		2002	1	100.00...		✓	
└ B bin rx_rd_addr		1490	1	100.00...		✓	
└ B bin rx_read_data		1490	1	100.00...		✓	
└ B bin w_address_w_data_r_address_r_data		584	1	100.00...		✓	
└ CVP SS_cov		100.00%	100	100.00...		✓	
└ B bin full_tr		6510	1	100.00...		✓	
└ B bin extended_tr		1490	1	100.00...		✓	
└ CVP MOSI_cov		100.00%	100	100.00...		✓	
└ B bin write_addr		20479	1	100.00...		✓	
└ B bin write_data		16145	1	100.00...		✓	
└ B bin read_addr		15327	1	100.00...		✓	
└ B bin read_data		16237	1	100.00...		✓	
└ CROSS #cross_0#		100.00%	100	100.00...		✓	
└ B bin write_addr_full_tr		3018	1	100.00...		✓	
└ B bin write_data_full_tr		2002	1	100.00...		✓	
└ B bin read_addr_full_tr		1490	1	100.00...		✓	
└ B bin write_data_extended_tr		1490	1	100.00...		✓	
└ B ignore_bin full_with_rd_data		0	-	-			
└ B ignore_bin extended_with_rd_addr		0	-	-			
└ B ignore_bin extended_with_wr_data		0	-	-			
└ B ignore_bin extended_with_wr_addr		0	-	-			

assertion coverage:

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Mem
/top/DUT/cover_READ_DATA_to_ID...	SVA	✓	Off	1490	1	Unli...	1	100%		✓	0	0	
/top/DUT/cover_READ_ADD_to_ID...	SVA	✓	Off	1490	1	Unli...	1	100%		✓	0	0	
/top/DUT/cover_WRITE_to_IDLE	SVA	✓	Off	5020	1	Unli...	1	100%		✓	0	0	
/top/DUT/cover_CHK_CMD_to_read...	SVA	✓	Off	1490	1	Unli...	1	100%		✓	0	0	
/top/DUT/cover_CHK_CMD_read_a...	SVA	✓	Off	1490	1	Unli...	1	100%		✓	0	0	
/top/DUT/cover_CHK_CMD_to_writ...	SVA	✓	Off	5020	1	Unli...	1	100%		✓	0	0	
/top/DUT/cover_IDLE_to_CHK_CM...	SVA	✓	Off	8000	1	Unli...	1	100%		✓	0	0	
/top/DUT/inst/cover_valid_command...	SVA	✓	Off	1490	1	Unli...	1	100%		✓	0	0	
/top/DUT/inst/cover_valid_command...	SVA	✓	Off	1490	1	Unli...	1	100%		✓	0	0	
/top/DUT/inst/cover_valid_command...	SVA	✓	Off	2002	1	Unli...	1	100%		✓	0	0	
/top/DUT/inst/cover_valid_command...	SVA	✓	Off	3018	1	Unli...	1	100%		✓	0	0	
/top/DUT/inst/cover_rx_data_reset	SVA	✓	Off	15	1	Unli...	1	100%		✓	0	0	
/top/DUT/inst/cover_rx_valid_reset	SVA	✓	Off	15	1	Unli...	1	100%		✓	0	0	
/top/DUT/inst/cover_MISO_reset	SVA	✓	Off	15	1	Unli...	1	100%		✓	0	0	

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Col
▲ /uvm_pkg::uvm_reg_map::do_write#(ublk#(215181159#(173)immed_1735	Immediate	SVA	on	0	0	
▲ /uvm_pkg::uvm_reg_map::do_read#(ublk#(215181159#(177)immed_1775	Immediate	SVA	on	0	0	
▲ /SPI_slave_main_seq_pkg::SPI_slave_write_sequence::body#(ublk#(223898391#(18)immed_20	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_write_sequence::send_transaction/immed_35	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_write_sequence::send_transaction/immed_59	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_write_sequence::send_transaction/#anonblk#(223898391#(44)immed_80	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_read_sequence::body#(ublk#(223898391#(85)immed_88	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_read_sequence::send_transaction/immed_116	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_read_sequence::send_transaction/immed_140	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_read_sequence::send_transaction/#anonblk#(223898391#(125)immed_144	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_read_write_sequence::body#(ublk#(223898391#(165)immed_16...	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_read_write_sequence::send_transaction/immed_200	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_read_write_sequence::send_transaction/immed_224	Immediate	SVA	on	0	1	
▲ /SPI_slave_main_seq_pkg::SPI_slave_read_write_sequence::send_transaction/#anonblk#(223898391#...	Immediate	SVA	on	0	1	
+/-▲ /top/DUT/assert_IDLE_to_CHK_CMD	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/assert_CHK_CMD_to_write	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/assert_CHK_CMD_read_address	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/assert_CHK_CMD_to_read_data	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/assert_WRITE_to_IDLE	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/assert_READ_ADD_to_IDLE	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/assert_READ_DATA_to_IDLE	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/inst/assert_MISO_reset	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/inst/assert_rx_valid_reset	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/inst/assert_rx_data_reset	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/inst/assert_valid_command_wr_addr	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/inst/assert_valid_command_wr_data	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/inst/assert_valid_command_rd_addr	Concurrent	SVA	on	0	1	
+/-▲ /top/DUT/inst/assert_valid_command_rd_data	Concurrent	SVA	on	0	1	

assertion:


Feature	Assertion
Reset behavior: Whenever reset is asserted, all outputs (MISO, rx_valid, rx_data) must be low.	`@(posedge clk) (!rst_n)
rx_valid timing: After any valid command sequence (write or read), rx_valid must assert exactly 10 cycles later and SS_n must rise after that.	`@(posedge clk) disable iff (!rst_n) (valid_cmd_seq)
FSM transition – IDLE → CHK_CMD: When the slave is idle and SS_n is low, the next state must be CHK_CMD.	`@(posedge clk) disable iff(!rst_n) (cs==IDLE && !SS_n)
FSM transition – CHK_CMD → WRITE: When command check state detects MOSI=0, the FSM must transition to WRITE.	`@(posedge clk) disable iff(!rst_n) (cs==CHK_CMD && ISS_n && !MOSI)
FSM transition – CHK_CMD → READ_ADD: When in CHK_CMD with MOSI=1 and address not yet received, the FSM must go to READ_ADD.	`@(posedge clk) disable iff(!rst_n) (cs==CHK_CMD && !ISS_n && MOSI && !received_address)
FSM transition – CHK_CMD → READ_DATA: When in CHK_CMD with MOSI=1 and address already received, the FSM must go to READ_DATA.	`@(posedge clk) disable iff(!rst_n) (cs==CHK_CMD && !ISS_n && MOSI && received_address)

part 2 RAM :

verification plan :

RAM_reset_seq	When the reset_seq is start, the output is cleared	Directed at the start of the simulation	-	A checker in the scoreboard compare the result of the DUT and the Golden Model
RAM_read_only_seq	When the rx_valid is high and din [9:8] = 2'b10 the RAM will save the read address , and When the rx_valid is high and din [9:8] = 2'b11 the RAM will out the data of the saved address	Randomization with constrained to be read address and read data only	Coverpoint to check transaction ordering for din[9:8] and Between all bins of din[9:8] and rx_valid signal when it is high and Between din[9:8] when it equals read data and tx_valid when it is high	A checker in the scoreboard compare the result of the DUT and the Golden Model
RAM_write_only_seq	When the rx_valid is high and din [9:8] = 2'b00 the RAM will save the write address , and When the rx_valid is high and din [9:8] = 2'b01 the RAM will write the data in the address	Randomization with constrained to be write address and write data only	Coverpoint to check transaction ordering for din[9:8] and Between all bins of din[9:8] and rx_valid signal when it is high and Between din[9:8] when it equals read data and tx_valid when it is high	A checker in the scoreboard compare the result of the DUT and the Golden Model
RAM_write_read_seq	When the rx_valid is high and din [9:8] = 2'b00 the RAM will save the write address , and When the rx_valid is high and din [9:8] = 2'b01 the RAM will write the data in the address , When the rx_valid is high and din [9:8] = 2'b10 the RAM will save the read address , and When the rx_valid is high and din [9:8] = 2'b11 the RAM will out the data of the saved address	Randomization with constrained to be after the address ,the data	Coverpoint to check transaction ordering for din[9:8] and Between all bins of din[9:8] and rx_valid signal when it is high and Between din[9:8] when it equals read data and tx_valid when it is high	A checker in the scoreboard compare the result of the DUT and the Golden Model

uvm structure :



design :

```
RAM.v > RAM
1  module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
2
3  input      [9:0] din;
4  input      clk, rst_n, rx_valid;
5
6  output reg [7:0] dout;
7  output reg      tx_valid;
8
9  reg [7:0] MEM [255:0];
10 reg [7:0] Rd_Addr, Wr_Addr;
11
12 always @(posedge clk) begin
13     if (~rst_n) begin
14         dout <= 0;
15         tx_valid <= 0;
16         Rd_Addr <= 0;
17         Wr_Addr <= 0;
18     end
19     else begin
20         if (rx_valid) begin
21             case (din[9:8])
22                 2'b00 : Wr_Addr <= din[7:0];
23                 2'b01 : MEM[Wr_Addr] <= din[7:0];
24                 2'b10 : Rd_Addr <= din[7:0];
25                 2'b11 : begin
26                     //tx_valid <=1;
27                     dout <= MEM[Rd_Addr];//the index should be the read address not the write adress
28                 end
29                 default : dout <= 0;
30             endcase
31         end
32         tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1 : 1'b0;
33     end
34 end
35
36 endmodule
```

ram_if :

```
RAM_if.sv > ...
1  interface RAM_if(clk);
2      logic      [9:0] din;
3      logic      rst_n, rx_valid;
4      logic      [7:0] dout, ex_dout;
5      logic      tx_valid, ex_tx_valid;
6      input      clk;
7  endinterface
```

ram golden model :

```
RAM_golden_model.v > ...
1  module RAM_golden_model (din, rx_valid, clk, rst_n, dout, tx_valid);
2
3  parameter MEM_DEPTH = 256;
4  parameter ADDR_SIZE = 8;
5
6  input [ADDR_SIZE+1 : 0] din;
7  input rx_valid, clk, rst_n;
8
9  output reg [ADDR_SIZE-1:0] dout;
10 output reg tx_valid;
11
12 reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
13 reg [ADDR_SIZE-1:0] ADDR_RD, ADDR_WR ;           //internal
14
15 //Read/Write Operation
16 always @(posedge clk)begin
17     if(~rst_n)begin
18         dout <= 0;
19         tx_valid <= 0;
20         ADDR_RD <= 0;
21         ADDR_WR <= 0;
22     end
23     else
24         if(rx_valid) begin
25             case (din[ADDR_SIZE+1:ADDR_SIZE])
26                 //Write
27                 2'b00 : begin
28                     | ADDR_WR<=din[ADDR_SIZE-1:0];
29                 end
30                 2'b01 : begin
31                     | mem[ADDR_WR]<=din[ADDR_SIZE-1:0];
32                 end
33                 //Read
34                 2'b10 : begin
35                     | ADDR_RD<=din[ADDR_SIZE-1:0];
36                 end
37                 2'b11 : begin
38                     | dout<=mem[ADDR_RD];
39                     | tx_valid<=1;
40                 end
41             endcase
42         end
43         else begin
44             | tx_valid=0;
45         end
46     end
47 endmodule
```

ram sva :

```
1 module RAM_assertions(din,clk,rst_n,rx_valid,dout,tx_valid);
2   input [9:0] din;
3   input clk, rst_n, rx_valid;
4   input reg [7:0] dout;
5   input reg tx_valid;
6
7   reset: assert property (@(posedge clk) !rst_n
8   | | | | |=> (dout==0) && (tx_valid==0));
9 //-
10  tx_deasserted: assert property (@(posedge clk) !(din[9:8]==2'b11) && rx_valid
11  | | | | |=> tx_valid==0 );
12 //-
13  tx_asserted: assert property (@(posedge clk) disable iff(!rst_n) ((din[9:8]==2'b11) && rx_valid)
14  | | | | |=> ($rose(tx_valid)) ##1 ($fell(tx_valid)) [ -> 1] );
15 //-
16  write_assert:assert property (@(posedge clk) (din[9:8]==2'b00) && rx_valid
17  | | | | |=> ((din[9:8]==2'b01) && rx_valid) [ -> 1] );
18 //-
19  read assert: assert property (@(posedge clk) (din[9:8]==2'b10) && rx_valid
20  | | | | |=> ((din[9:8]==2'b11) && rx_valid) [ -> 1] );
21 ///////////////////////////////////////////////////////////////////
22 ///////////////////////////////////////////////////////////////////
23 ///////////////////////////////////////////////////////////////////
24 ///////////////////////////////////////////////////////////////////
25
26  reset_cover: cover property (@(posedge clk) !rst_n |=> (dout==0) && (tx_valid==0));
27
28  tx_deasserted_cover: cover property (@(posedge clk) !(din[9:8]==2'b11) && rx_valid) |=> tx_valid==0 ;
29
30  tx_asserted_cover: cover property (@(posedge clk) ((din[9:8]==2'b11) && rx_valid) |=>
31  | | | | | [($rose(tx_valid))| (din[9:8]==2'b11)||!rst_n] ##1 ($fell(tx_valid)) || (din[9:8]==2'b11)||$past(rst_n) ];
32
33  write_cover:cover property (@(posedge clk) (din[9:8]==2'b00) && rx_valid |=> ##1 ((din[9:8]==2'b01) && rx_valid) [ -> 1] );
34
35  read_cover: cover property (@(posedge clk) (din[9:8]==2'b10) && rx_valid |=> ##1 ((din[9:8]==2'b11) && rx_valid) [ -> 1] );
36
37 endmodule
```

ram top :

```
UVM_top.sv > top
import uvm_pkg::*;
import RAM_test_pkg::*;
`include "uvm_macros.svh"
module top();
    bit clk;

    initial begin
        clk=0;
        forever begin
            #1 clk=~clk;
        end
    end

    RAM_if IF(clk);

    RAM dut (IF.din, IF.clk, IF.rst_n, IF.rx_valid, IF.dout, IF.tx_valid);

    bind RAM assertions sva(IF.din, IF.clk, IF.rst_n, IF.rx_valid, IF.dout, IF.tx_valid);

    RAM_golden_model u1 (IF.din, IF.rx_valid, IF.clk, IF.rst_n, IF.ex_dout, IF.ex_tx_valid);

    initial begin
        uvm_config_db #(virtual RAM_if):: set (null,"uvm_test_top", "CFG",IF);
        run_test("RAM_test");
    end
endmodule
```

ram test :

```

39
40     task run_phase(uvm_phase phase);
41         super.run_phase(phase);
42         phase.raise_objection(this);
43         `uvm_info("run_phase","reset asserted",UVM_LOW);
44         r_seq.start(env.agt.sqr);
45         `uvm_info("run_phase","reset deasserted",UVM_LOW);
46
47         `uvm_info("run_phase","write_only_seq stimulus generation started",UVM_LOW);
48         wr_only_seq.start(env.agt.sqr);
49         `uvm_info("run_phase","stimulus generation ended",UVM_LOW);
50
51         `uvm_info("run_phase","reset asserted",UVM_LOW);
52         r_seq.start(env.agt.sqr);
53         `uvm_info("run_phase","reset deasserted",UVM_LOW);
54
55         `uvm_info("run_phase","write_and_read_seq stimulus generation started",UVM_LOW);
56         wr_and_rd_seq.start(env.agt.sqr);
57         `uvm_info("run_phase","stimulus generation ended",UVM_LOW);
58
59         `uvm_info("run_phase","read_only_seq stimulus generation started",UVM_LOW);
60         rd_only_seq.start(env.agt.sqr);
61         `uvm_info("run_phase","stimulus generation ended",UVM_LOW);
62
63         `uvm_info("run_phase","reset asserted",UVM_LOW);
64         r_seq.start(env.agt.sqr);
65         `uvm_info("run_phase","reset deasserted",UVM_LOW);
66
67         phase.drop_objection(this);
68     endtask
69 endclass
70 endpackage

```

```

33
34     if (!uvm_config_db#(virtual RAM_if)::get(this,"","CFG",conf.RAM_vif))
35     | `uvm_fatal("build_phase", "unable to get the interface to the config");
36     conf.is_active = UVM_ACTIVE;
37     uvm_config_db#(RAM_configer)::set(this,"*","CFG",conf);
38   endfunction
39

```

ram env :

```
# RAM_environment.sv > ...
1 package RAM_environment_pkg;
2 import uvm_pkg::*;
3 import RAM_agent_pkg::*;
4 import RAM_scoreboard_pkg::*;
5 import RAM_coverage_collector_pkg::*;
6 `include "uvm_macros.svh"
7 class RAM_environment extends uvm_env;
8     `uvm_component_utils(RAM_environment)
9     RAM_agent agt;
10    RAM_scoreboard sc;
11    RAM_coverage_collector cc;
12    function new(string name = "RAM_environmment", uvm_component parent = null);
13        super.new(name, parent);
14    endfunction
15
16    function void build_phase(uvm_phase phase);
17        super.build_phase(phase);
18        agt = RAM_agent :: type_id :: create("agt", this);
19        sc = RAM_scoreboard::type_id::create("sc", this);
20        cc = RAM_coverage_collector::type_id::create("cc",this);
21    endfunction
22
23    function void connect_phase(uvm_phase phase);
24        super.connect_phase (phase);
25        agt.agent_ap.connect(sc.sb_export);
26        agt.agent_ap.connect(cc.covr);
27    endfunction
28 endclass
29 endpackage
```

ram agent :

RAM_agent.sv > ...

```
1 package RAM_agent_pkg;
2     `include "uvm_macros.svh"
3     import uvm_pkg::*;
4     import RAM_driver_pkg::*;
5     import RAM_monitor_pkg::*;
6     import RAM_seqr_pkg::*;
7     import RAM_configer_pkg::*;
8     import RAM_seq_item_pkg::*;
9     class RAM_agent extends uvm_agent;
10        `uvm_component_utils(RAM_agent)
11        RAM_seqr sqr;
12        RAM_driver driv;
13        RAM_monitor mon;
14        RAM_configer cfg;
15        uvm_analysis_export #(RAM_seq_item) agent_ap;
16
17        function new(string name = "agent", uvm_component parent);
18            super.new(name, parent);
19        endfunction
20
21        function void build_phase(uvm_phase phase);
22            super.build_phase(phase);
23            if(!uvm_config_db#(RAM_configer)::get(this,"","CFG",cfg))begin
24                `uvm_fatal("build_phase","unable to configuration object");
25            end
26            if (cfg.is_active==UVM_ACTIVE) begin
27                sqr=RAM_seqr::type_id::create("sqr",this);
28                driv=RAM_driver::type_id::create("driv",this);
29            end
30
31            mon=RAM_monitor::type_id::create("mon",this);
32            agent_ap=new("agent_ap",this);
33        endfunction
34
35        function void connect_phase(uvm_phase phase);
36            super.connect_phase(phase);
37            if (cfg.is_active==UVM_ACTIVE) begin
38                driv.seq_item_port.connect(sqr.seq_item_export);
39                driv.RAM_vif=cfg.RAM_vif;
40            end
41            mon.RAM_vif=cfg.RAM_vif;
42            mon.mon_ap.connect(agent_ap);
43        endfunction
44    endclass
45 endpackage
```

ram driver :

```
1 package RAM_driver_pkg;
2     import uvm_pkg::*;
3     import RAM_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5
6     class RAM_driver extends uvm_driver #(RAM_seq_item);
7         `uvm_component_utils(RAM_driver)
8         virtual RAM_if RAM_vif;
9         RAM_seq_item s_item;
10
11     function new(string name = "RAM_driver", uvm_component parent = null);
12         super.new(name,parent);
13     endfunction
14
15     task run_phase(uvm_phase phase);
16         super.run_phase(phase);
17         forever begin
18             s_item = RAM_seq_item::type_id::create("s_item");
19
20             seq_item_port.get_next_item(s_item);
21             RAM_vif.din=s_item.din;
22             RAM_vif.rx_valid=s_item.rx_valid;
23             RAM_vif.rst_n=s_item.rst_n;
24
25             @(negedge RAM_vif.clk);
26
27             seq_item_port.item_done();
28         end
29     endtask
30
31 endclass
32
33 endpackage
```

ram monitor :

```

1 package RAM_monitor_pkg;
2     import uvm_pkg::*;
3     import RAM_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5
6     class RAM_monitor extends uvm_monitor;
7         `uvm_component_utils(RAM_monitor)
8         virtual RAM_if RAM_vif;
9         RAM_seq_item s_item;
10        uvm_analysis_port #(RAM_seq_item) mon_ap;
11
12        function new(string name = "RAM_monitor", uvm_component parent = null);
13            super.new(name, parent);
14        endfunction
15
16        function void build_phase(uvm_phase phase);
17            super.build_phase(phase);
18            mon_ap = new("mon_ap",this);
19        endfunction
20
21        task run_phase(uvm_phase phase);
22            super.run_phase(phase);
23            forever begin
24                s_item = RAM_seq_item::type_id::create("s_item");
25                @(negedge RAM_vif.clk);
26                s_item.din=RAM_vif.din;
27                s_item.rx_valid=RAM_vif.rx_valid;
28                s_item.rst_n=RAM_vif.rst_n;
29                s_item.tx_valid=RAM_vif.tx_valid;
30                s_item.dout=RAM_vif.dout;
31                s_item.ex_tx_valid=RAM_vif.ex_tx_valid;
32                s_item.ex_dout=RAM_vif.ex_dout;
33                mon_ap.write(s_item);
34                `uvm_info("run_phase", s_item.convert2string(), UVM_HIGH);
35            end
36        endtask
37    endclass
38 endpackage

```

ram sequencer:

```
RAM_seq.sv > ...
1 package RAM_seqr_pkg;
2     import uvm_pkg::*;
3     import RAM_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5
6     class RAM_seqr extends uvm_sequencer #(RAM_seq_item);
7         `uvm_component_utils(RAM_seqr);
8
9         function new (string name = "RAM_seqr", uvm_component parent = null);
10            super.new(name,null);
11        endfunction
12    endclass
13 endpackage
```

ram item :

```
RAM_seq_item.sv > ( RAM_seq_item_pkg > RAM_seq_item
1 package RAM_seq_item_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4
5     class RAM_seq_item extends uvm_sequence_item;
6         `uvm_object_utils(RAM_seq_item)
7         rand logic [9:0] din;
8         rand logic      rst_n, rx_valid;
9         logic          tx_valid,ex_tx_valid;
10        logic         [7:0] dout, ex_dout;
11        logic         [1:0] old=0;
12
13        function new(string name = "RAM_seq_item");
14            super.new(name);
15        endfunction
16
17        function string convert2string ();
18            return $sformatf("[%0s din = %0d,rst_n = %0d, rx_valid = %0d, dout = %0d, tx_valid = %0b, tx_data = %0d", super.convert2string(),
19                din,rst_n,rx_valid,dout,tx_valid,tx_data]);
20        endfunction
21
22        function string convert2string_stimulus();
23            return $sformatf("din = %0d,rst_n = %0d, rx_valid = %0d",din,rst_n,rx_valid);
24        endfunction
25
26        constraint reset{ rst_n dist{0:= 1, 1:= 99};}
27        constraint rxvalid{rx_valid dist{0:= 1, 1:= 99};}
28
29        function void post_randomize;
30            old = din[9:8];
31        endfunction
32    endclass
33 endpackage
```

ram rst seq:

```

RAM_Reset_seq.sv > ...
1 package RAM_reset_seq_pkg;
2     import RAM_seq_item_pkg::*;
3     import uvm_pkg::*;
4     `include "uvm_macros.svh"
5     class RAM_reset_seq extends uvm_sequence #(RAM_seq_item);
6         `uvm_object_utils(RAM_reset_seq)
7         RAM_seq_item s_item;
8
9         function new (string name = "RAM_reset_seq");
10            super.new(name);
11        endfunction
12
13        task body();
14            s_item = RAM_seq_item::type_id::create("s_item");
15            start_item(s_item);
16            s_item.rst_n=1;
17            s_item.rx_valid=0;
18            s_item.din=0;
19            s_item.rst_n=0;
20            finish_item(s_item);
21        endtask
22    endclass
23 endpackage

```

ram write seq :

```

RAM_Write_Only_seq.sv > ...
1 package RAM_write_only_seq_pkg;
2     import uvm_pkg::*;
3     import RAM_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5     class RAM_write_only_seq extends uvm_sequence #(RAM_seq_item);
6         `uvm_object_utils(RAM_write_only_seq)
7         RAM_seq_item s_item;
8
9         function new(string name = "RAM_write_only_seq");
10            super.new(name);
11        endfunction
12
13        task body ();
14            s_item = RAM_seq_item::type_id::create("s_item");
15            repeat(1000) begin
16                start_item(s_item);
17                assert(s_item.randomize() with{(din[9:8]==2'b10) || (din[9:8]==2'b00)} );
18                finish_item(s_item);
19            end
20        endtask
21    endclass
22 endpackage

```

ram read seq :

```
RAMI_read_only_seq.sv > ...
1 package RAM_read_only_seq_pkg;
2     import uvm_pkg::*;
3     import RAM_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5     class RAM_read_only_seq extends uvm_sequence #(RAM_seq_item);
6         `uvm_object_utils(RAM_read_only_seq)
7         RAM_seq_item s_item;
8
9         function new(string name = "RAM_read_only_seq");
10             super.new(name);
11         endfunction
12
13         task body ();
14             s_item = RAM_seq_item::type_id::create("s_item");
15             repeat(1000) begin
16                 start_item(s_item);
17                 assert(s_item.randomize() with{ if (din[9:8]==2'b10) (din[9:8]==2'b11) ;
18                     | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
19                     | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
20                     if (din[9:8]==2'b11) (din[9:8]==2'b10); });
21                 finish_item(s_item);
22             end
23         endtask
24     endclass
25 endpackage
```

ram read write seq :

```

RAM_write_and_read_seq.sv > ...
1 package RAM_write_and_read_seq_pkg;
2     import uvm_pkg::*;
3     import RAM_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5 class RAM_write_and_read_seq extends uvm_sequence #(RAM_seq_item);
6     `uvm_object_utils(RAM_write_and_read_seq)
7     RAM_seq_item s_item;
8
9     function new(string name = "RAM_write_and_read_seq");
10        super.new(name);
11    endfunction
12
13    task body ();
14        s_item = RAM_seq_item::type_id::create("s_item");
15        repeat(1000) begin
16            start_item(s_item);
17            assert(s_item.randomize()) with{ if(old==2'b00) {
18                din[9:8] inside {2'b00, 2'b01};
19            }
20            else if(old==2'b01){
21                din[9:8] dist {2'b00 :=40, 2'b10 :=60};
22            }
23            else if(old==2'b10){
24                din[9:8] inside {2'b10, 2'b11};
25            }
26            else if(old==2'b11){
27                din[9:8] dist {2'b00 :=60, 2'b10 :=40};
28            }
29            };
30
31            finish_item(s_item);
32        end
33    endtask
34 endclass
35 endpackage

```

ram config :

```

RAM_configer.sv > ...
1 package RAM_configer_pkg;
2     `include "uvm_macros.svh"
3     import uvm_pkg::*;
4     class RAM_configer extends uvm_object;
5         `uvm_object_utils(RAM_configer)
6
7             virtual RAM_if RAM_vif;
8             uvm_active_passive_enum is_active;
9             function new(string name = "RAM_configer");
10                super.new(name);
11            endfunction
12        endclass
13    endpackage

```

ram coverage :

```
package RAM_coverage_collector_pkg;
  `include "uvm_macros.svh"
  import uvm_pkg::*;
  import RAM_seq_item_pkg::*;
  class RAM_coverage_collector extends uvm_component;
    `uvm_component_utils(RAM_coverage_collector)
    uvm_analysis_export #(RAM_seq_item) covr;
    uvm_tlm_analysis_fifo #(RAM_seq_item) fifo;
    RAM_seq_item s_item;

    covergroup cov;
      control_bits: coverpoint s_item.din[9:8] {
        bins four_possible = {[3:0]};
        bins w_data_after_w_address = (2'b00 => 2'b01);
        bins r_data_after_r_adderss = (2'b10 => 2'b11);
        bins w_address_w_data_r_address_r_data = (2'b00 => 2'b01=>2'b10 => 2'b11);
      }
      rx_valid_cp: coverpoint s_item.rx_valid;
      tx_valid_cp: coverpoint s_item.tx_valid;
      cross_rx: cross control_bits, rx_valid_cp{
        bins rx_high = binsof (control_bits) && binsof (rx_valid_cp) intersect {0};
      }
      cross_tx: cross control_bits, tx_valid_cp{
        bins tx_high = binsof (control_bits) intersect {2'b01} && binsof (tx_valid_cp) intersect {1};
      }
    endgroup

    function new(string name = "coverage_collector", uvm_component parent = null);
      super.new(name, parent);
      cov = new ();
    endfunction

    function void build_phase(uvm_phase phase);
      super.build_phase(phase);
      covr = new("covr",this);
      fifo = new("fifo",this);
    endfunction

    function void connect_phase(uvm_phase phase);
      super.connect_phase(phase);
      covr.connect(fifo.analysis_export);
    endfunction

    task run_phase(uvm_phase phase);
      super.run_phase(phase);
      forever begin
        fifo.get(s_item);
        cov.sample();
        `uvm_info("COV", $sformatf(" stimulus%0d", s_item.convert2string_stimulus), UVM_HIGH)
      end
    endtask
  endclass
endpackage
```

ram scoreboard :

```
package RAM_scoreboard_pkg;

import uvm_pkg::*;
import RAM_seq_item_pkg::*;
`include "uvm_macros.svh"

class RAM_scoreboard extends uvm_scoreboard;
    //define the export and the fifo
    `uvm_component_utils(RAM_scoreboard)
    uvm_analysis_export #(RAM_seq_item) sb_export;
    uvm_tlm_analysis_fifo #(RAM_seq_item) sb_fifo;
    RAM_seq_item s_item;
    //the expected value
    logic [3:0] expected_value;
    //the error counter and the correct counter
    int errors=0, corrects=0;
    //the essential
    function new(string name = "RAM_scoreboard", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    //build phase
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        sb_export = new("sb_export", this);
        sb_fifo = new("sb_fifo", this);
    endfunction
    //connect phase
    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        sb_export.connect(sb_fifo.analysis_export);
    endfunction
    //run phase
    task run_phase(uvm_phase phase);
        super.run_phase(phase);
        forever begin
            sb_fifo.get(s_item);
            if((s_item.dout != s_item.ex_dout)&&(s_item.tx_valid!=s_item.ex_tx_valid)) begin
                `uvm_error("run_phase", $sformatf("comparsion faild"));
                errors++;
                `uvm_info("COV", $sformatf(" stimulus %0d ", s_item.convert2string), UVM_HIGH)
            end
            else begin
                corrects++;
            end
        end
    endtask

    function void report_phase(uvm_phase phase);
        super.report_phase(phase);
        `uvm_info("report_phase", $sformatf("the number of errors=%0d%0d",errors),UVM_MEDIUM);
        `uvm_info("report_phase", $sformatf("the number of corrects=%0d%0d",corrects),UVM_MEDIUM)
    endfunction
endclass
endpackage
```

ram do file :

```
run.do
vlib work
vmap work work
vlog -cover bcesft +acc -f src_files.list
vsim -coverage -voptargs=+acc work.top -classdebug -uvmcontrol=all
add wave /top/IF/*
coverage save RAM.ucdb -onexit
run -all
coverage exclude -src RAM.v -line 29 -code b
coverage exclude -src RAM.v -line 29 -code s
#quit -sim
#vcover report RAM.ucdb -details -code bcesft -output coverage_report.txt
```

coverage report :

```
1 Coverage Report by instance with details
2
3 =====
4 === Instance: /top/IF
5 === Design Unit: work.RAM_if
6 =====
7 Toggle Coverage:
8   Enabled Coverage           Bins    Hits    Misses  Coverage
9   -----                   ----  -----  -----
10  Toggles                  62      62        0  100.00%
11
12 =====Toggle Details=====
13
14 Toggle Coverage for instance /top/IF --
15
16
17
18
19 Total Node Count      =      31
20 Toggled Node Count    =      31
21 Untoggled Node Count =      0
22
23 Toggle Coverage       =  100.00% (62 of 62 bins)
24
25 =====
26 === Instance: /top/dut
27 === Design Unit: work.RAM
28
29
30 Statement Coverage:
31   Enabled Coverage           Bins    Hits    Misses  Coverage
32   -----                   ----  -----  -----
33  Statements                 10      10        0  100.00%
```

```

5 Statement Coverage for instance /top/dut --
6
7
8     Line      Item          Count      Source
9     ----      ---          -----      -----
10    File RAM.v
11        12          1          3003
12        14          1           37
13        15          1           37
14        16          1           37
15        17          1           37
16        22          1          1298
17        23          1           657
18        24          1           819
19        27          1           158
20        32          1          2966
21
22 Toggle Coverage:
23     Enabled Coverage      Bins      Hits      Misses      Coverage
24     -----      -----      -----      -----      -----
25     Toggles                  76       76         0     100.00%

```

functional coverage :

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge
/RAM_coverage_collector_pkg/RAM_coverage_collector		100.00%					
└ TYPE cov		100.00%	100	100.00...		✓	
└ CVP cov::control_bits		100.00%	100	100.00...		✓	
└ CVP cov::rx_valid_cp		100.00%	100	100.00...		✓	
└ CVP cov::tx_valid_cp		100.00%	100	100.00...		✓	
└ CROSS cov::cross_rx		100.00%	100	100.00...		✓	
└ CROSS cov::cross_tx		100.00%	100	100.00...		✓	
└ INST VRAM_coverage_collector_pkg::RAM_coverage_collector::cov		100.00%	100	100.00...		✓	
+ CVP control_bits		100.00%	100	100.00...		✓	
+ CVP rx_valid_cp		100.00%	100	100.00...		✓	
+ CVP tx_valid_cp		100.00%	100	100.00...		✓	
+ CROSS cross_rx		100.00%	100	100.00...		✓	
+ CROSS cross_tx		100.00%	100	100.00...		✓	

assertion coverage :

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Mer
/top/dut/sva/reset_cover	SVA	✓	Off	36	1	Unl...	1	100%		✓	
/top/dut/sva/tx_deasserted_cover	SVA	✓	Off	2806	1	Unl...	1	100%		✓	
/top/dut/sva/tx_asserted_cover	SVA	✓	Off	160	1	Unl...	1	100%		✓	
/top/dut/sva/write_cover	SVA	✓	Off	1310	1	Unl...	1	100%		✓	
/top/dut/sva/read_cover	SVA	✓	Off	831	1	Unl...	1	100%		✓	

Assertions :						
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count
/uvm_pkg::uvm_reg_map::do_write#(ublk#(215181159#1731)immed_1735	Immediate	SVA	on	0	0	
/uvm_pkg::uvm_reg_map::do_read#(ublk#(215181159#1771)immed_1775	Immediate	SVA	on	0	0	
/RAM_write_and_read_seq_pkg::RAM_write_and_read_seq::body#(ublk#(66041463#15)immed_17	Immediate	SVA	on	0	1	
/RAM_read_only_seq_pkg::RAM_read_only_seq::body#(ublk#(244104311#15)immed_17	Immediate	SVA	on	0	1	
/RAM_write_only_seq_pkg::RAM_write_only_seq::body#(ublk#(219035351#15)immed_17	Immediate	SVA	on	0	1	
+ /top/dut/sva/reset	Concurrent	SVA	on	0	1	
+ /top/dut/sva/tx_deasserted	Concurrent	SVA	on	0	1	
+ /top/dut/sva/tx_asserted	Concurrent	SVA	on	0	1	
+ /top/dut/sva/write_assert	Concurrent	SVA	on	0	1	
+ /top/dut/sva/read_assert	Concurrent	SVA	on	0	1	

assertions :


Feature	Assertion
Reset behavior: Whenever reset is asserted, both tx_valid and dout must be low.	`@(posedge clk) (!rst_n
Access control: During any address or data input phase (write_add, write_data, or read_add), tx_valid must remain low.	`@(posedge clk) disable iff(!rst_n) (all_seq)
tx_valid pulse behavior: When a read data command (din[9:8]==2'b11) occurs, tx_valid must rise and eventually fall.	`@(posedge clk) disable iff(!rst_n) (din[9:8]==2'b11 && rx_valid && !tx_valid)
Write Address → Write Data sequence: Every write address operation must eventually be followed by a write data operation.	`@(posedge clk) disable iff(!rst_n) write_add
Read Address → Read Data sequence: Every read address operation must eventually be followed by a read data operation.	`@(posedge clk) disable iff(!rst_n) read_add

part 3 wrapper :

verification plan :

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
SPI_wrapper_reset	when the reset is asserted the MISO should be low	directed in the start of the simulation	-	a checker in the score board that compare the result from the DUT and the golden model
SPI_wrapper_1	ss_n transaction length (13/23 cycle)	randomize ss_n pulse control_in MOSI sequence	coverbins 13 cycle and 23 cycle frame	a checker in the score board that compare the result from the DUT and the golden model
SPI_wrapper_2	write throw path from SPI to the RAM	SPI MOSI commands 000/001	cross MOSI command, write_RAM_address	a checker in the score board that compare the result from the DUT and the golden model
SPI_wrapper_3	read throw path from RAM to the MISO	SPI MOSI commands 110/111	cross command type and the MISO response	a checker in the score board that compare the result from the DUT and the golden model
SPI_wrapper_4	tx_valid and rx_valid handshake between modules	normal traffic with passive RAM and slave agent	cross rx_valid, tx_valid	a checker in the score board that compare the result from the DUT and the golden model
SPI_wrapper_5	MISO stable when not in read_data	mix read / write operations	cross MISO stable periods	a checker in the score board that compare the result from the DUT and the golden model

uvm structure :



design :

```
1 module WRAPPER (SPI_wrapper_if.DUT SPI_wrapperif);
2
3     SPI_slave_if    SPI_slaveif(SPI_wrapperif.clk);
4
5     wire [9:0] rx_data_din;
6     wire      rx_valid;
7     wire      tx_valid;
8     wire [7:0] tx_data_dout;
9
10    assign SPI_slaveif.MOSI  = SPI_wrapperif.MOSI;
11    assign SPI_slaveif.SS_n  = SPI_wrapperif.SS_n;
12    assign SPI_slaveif.rst_n = SPI_wrapperif.rst_n;
13
14    assign SPI_slaveif.tx_data  = tx_data_dout;
15    assign SPI_slaveif.tx_valid = tx_valid;
16
17    assign rx_data_din = SPI_slaveif.rx_data;
18    assign rx_valid = SPI_slaveif.rx_valid;
19
20
21    assign SPI_wrapperif.MISO = SPI_slaveif.MISO;
22
23
24
25    RAM    RAM_instance  (rx_data_din,SPI_wrapperif.clk,SPI_wrapperif.rst_n,rx_valid,tx_data_dout,tx_valid);
26    SLAVE SLAVE_instance (SPI_slaveif);
27
28 endmodule
```

wrapper_if :

```
SPI_Wrapper_if.sv > *O SPI_Wrapper_if
interface SPI_wrapper_if(clk);
    input bit clk;
    logic MOSI, SS_n, rst_n;
    logic MISO;

    logic MISO_GM;

    modport DUT (
        input clk,SS_n,MOSI,rst_n,
        output MISO
    );

    // modport GOLDEN_MODEL (
    //     input clk,SS_n,MOSI,rst_n,
    //     output MISO_GM
    // );

endinterface
```

wrapper golden model :

```
1 module WRAPPER_GM (MOSI,MISO,SS_n,clk,rst_n);
2
3 input MOSI, SS_n, clk, rst_n;
4 output MISO;
5
6 wire [9:0] rx_data_din;
7 wire rx_valid;
8 wire tx_valid;
9 wire [7:0] tx_data_dout;
10
11 RAM_golden_model RAM_instance (rx_data_din, rx_valid, clk, rst_n, tx_data_dout, tx_valid);
12 SPI_slave_GM SLAVE_instance (MOSI, SS_n, clk, rst_n, tx_valid, tx_data_dout, MISO,rx_data_din,rx_valid);
13
14 endmodule
```

wrapper sva :

```
1 import shared_pkg::*;
2
3
4 module SPI_wrapper_sva(SPI_wrapper_if.DUT SPI_wrapperif);
5
6
7 property MISO_reset;
8   @posedge SPI_wrapperif.clk (!SPI_wrapperif.rst_n) |=> (~SPI_wrapperif.MISO);
9 endproperty
10
11 assert property (MISO_reset);
12 cover property (MISO_reset);
13
14 property rx_valid_reset;
15   @posedge SPI_wrapperif.clk (!SPI_wrapperif.rst_n) |=> (~WRAPPER.rx_valid);
16 endproperty
17
18 assert property (rx_valid_reset);
19 cover property (rx_valid_reset);
20
21 property rx_data_reset;
22   @posedge SPI_wrapperif.clk (!SPI_wrapperif.rst_n) |=> (WRAPPER.rx_data_din == 0);
23 endproperty
24
25 assert property (rx_data_reset);
26 cover property (rx_data_reset);
27
28 property MISO_satble;
29   @posedge SPI_wrapperif.clk disable iff (!SPI_wrapperif.rst_n) (WRAPPER.SLAVE_instance.cs != READ_DATA) |-> $stable(SPI_wrapperif.MISO);
30 endproperty
31
32 assert property (MISO_satble);
33 cover property (MISO_satble);
34
35
36 endmodule
```

wrapper top :

```
1 import uvm_pkg::*;
2 `include "uvm_macros.svh"
3
4 import SPI_wrapper_test_pkg::*;
5
6 module SPI_wrapper_top();
7     bit clk;
8
9     initial begin
10         forever begin
11             #1 clk = ~clk;
12         end
13     end
14
15     SPI_wrapper_if SPI_wrapperif(clk);
16     SPI_slave_if   SPI_slaveif(clk);
17     RAM_if         RAMif(clk);
18
19     WRAPPER SPI_wrapper_instance (SPI_wrapperif);
20
21     //spi_slave wiring
22     assign SPI_slaveif.MOSI = SPI_wrapperif.MOSI;
23     assign SPI_slaveif.MISO = SPI_wrapperif.MISO;
24     assign SPI_slaveif.SS_n = SPI_wrapperif.SS_n;
25     assign SPI_slaveif.rst_n= SPI_wrapperif.rst_n;
26     assign SPI_slaveif.rx_data = SPI_wrapper_instance.rx_data_din;
27     assign SPI_slaveif.rx_valid = SPI_wrapper_instance.rx_valid;
28     assign SPI_slaveif.tx_data = SPI_wrapper_instance.tx_data_dout;
29     assign SPI_slaveif.tx_valid = SPI_wrapper_instance.tx_valid;
30
31     //ram wiring
32     assign RAMif.din = SPI_wrapper_instance.rx_data_din;
33     assign RAMif.rst_n = SPI_wrapperif.rst_n;
34     assign RAMif.rx_valid = SPI_wrapper_instance.rx_valid;
35     assign RAMif.dout = SPI_wrapper_instance.tx_data_dout;
36     assign RAMif.tx_valid = SPI_wrapper_instance.tx_valid;
37
38     WRAPPER_GM gm(SPI_wrapperif.MOSI, SPI_wrapperif.MISO_GM, SPI_wrapperif.SS_n, SPI_wrapperif.clk, SPI_wrapperif.rst_n);
39
40     bind SLAVE SPI_slave_sva slave_sva (SPI_slaveif);
41     bind WRAPPER SPI_wrapper_sva wrapper_sva (SPI_wrapperif);
42     bind RAM RAM_assertions ram_sva(RAMif.din,RAMif.clk,RAMif.rst_n,RAMif.rx_valid,RAMif.dout,RAMif.tx_valid);
43
44     initial begin
45         uvm_config_db #(virtual SPI_wrapper_if) ::set(null, "uvm_test_top", "SPI_WRAPPER_VIF",SPI_wrapperif);
46         uvm_config_db #(virtual SPI_slave_if)   ::set(null, "uvm_test_top", "SPI_SLAVE_VIF",SPI_slaveif);
47         uvm_config_db #(virtual RAM_if)        ::set(null, "uvm_test_top", "RAM_VIF",RAMif);
48         run_test("SPI_wrapper_test");
49     end
50
51 endmodule
```

wrapper test :

```
wrapper_test.sv > {} SPI_wrapper_test_pkg > SPI_wrapper_test_pkg You can paste the image from the clipboard.
package SPI_wrapper_test_pkg;

import uvm_pkg::*;
`include "uvm_macros.svh"
import SPI_wrapper_env_pkg::*;
import SPI_slave_env_pkg::*;
import RAM_environment_pkg::*;
import SPI_wrapper_config_obj_pkg::*;
import SPI_slave_config_pkg::*;
import RAM_configer_pkg::*;
import SPI_wrapper_sequence_pkg::*;

class SPI_wrapper_test extends uvm_test;
    `uvm_component_utils(SPI_wrapper_test)

    SPI_wrapper_env wrapper_env;
    SPI_slave_env slave_env;
    RAM_environment ram_env;
    SPI_wrapper_config_obj wrapper_config_obj_test;
    SPI_slave_config slave_config_obj_test;
    RAM_configer ram_config_obj_test;

    SPI_wrapper_reset_sequence reset_seq;
    SPI_wrapper_write_sequence write_seq;
    SPI_wrapper_read_sequence read_seq;
    SPI_wrapper_read_write_sequence read_write_seq;

    function new (string name, uvm_component parent);
        super.new(name, parent);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        wrapper_env = SPI_wrapper_env::type_id::create("wrapper_env", this);
        slave_env   = SPI_slave_env::type_id::create("slave_env", this);
        ram_env     = RAM_environment::type_id::create("ram_env", this);

        reset_seq   = SPI_wrapper_reset_sequence::type_id::create("reset_seq");
        write_seq   = SPI_wrapper_write_sequence::type_id::create("write_seq");
        read_seq    = SPI_wrapper_read_sequence::type_id::create("read_seq");
        read_write_seq = SPI_wrapper_read_write_sequence::type_id::create("read_write_seq");

        wrapper_config_obj_test = SPI_wrapper_config_obj::type_id::create("wrapper_config_obj_test");
        slave_config_obj_test = SPI_slave_config::type_id::create("slave_config_obj_test");
        ram_config_obj_test = RAM_configer::type_id::create("ram_config_obj_test");
    endfunction

```

```

if(!(`uvm_config_db #(virtual SPI_wrapper_if)::get(this,"","SPI_WRAPPER_VIF",wrapper_config_obj_test.SPI_wrapper_vif)))begin
| `uvm_fatal("build_phase","Test - wrapper - Unable to get the virtual interface");
end
if(!(`uvm_config_db #(virtual SPI_slave_if)::get(this,"","SPI_SLAVE_VIF",slave_config_obj_test.SPI_slave_vif)))begin
| `uvm_fatal("build_phase","Test - slave - Unable to get the virtual interface");
end
if(!(`uvm_config_db #(virtual RAM_if)::get(this,"","RAM_VIF",ram_config_obj_test.RAM_vif)))begin
| `uvm_fatal("build_phase","Test - RAM - Unable to get the virtual interface");
end
uvm_config_db #(SPI_wrapper_config_obj)::set(this,"wrapper_env.*","SPI_WRAPPER_CNF",wrapper_config_obj_test);
wrapper_config_obj_test.is_active = UVM_ACTIVE;

uvm_config_db #(SPI_slave_config)::set(this,"slave_env.*","SPI_SLAVE_CNF",slave_config_obj_test);
slave_config_obj_test.is_active = UVM_PASSIVE;

uvm_config_db #(RAM_config)::set(this,"ram_env.*","RAM_CNF",ram_config_obj_test);
ram_config_obj_test.is_active = UVM_PASSIVE;

endfunction

task run_phase(uvm_phase phase);
super.run_phase(phase);
phase.raise_objection(this);

//reset sequence
`uvm_info("run_phase", "Reset asserted", UVM_LOW);
reset_seq.start(wrapper_env.agent.sequencer);
`uvm_info("run_phase", "Reset deasserted", UVM_LOW);

//write sequence
`uvm_info("run_phase", "write sequence started", UVM_LOW);
write_seq.start(wrapper_env.agent.sequencer);
`uvm_info("run_phase", "write sequence ended", UVM_LOW);

//read sequence
`uvm_info("run_phase", "read sequence started", UVM_LOW);
read_seq.start(wrapper_env.agent.sequencer);
`uvm_info("run_phase", "read sequence ended", UVM_LOW);

//read_write sequence
`uvm_info("run_phase", "read_write sequence started", UVM_LOW);
read_write_seq.start(wrapper_env.agent.sequencer);
`uvm_info("run_phase", "read_write sequence ended", UVM_LOW);

```

```

    phase.drop_objection(this);
endtask

endclass

endpackage

```

wrapper env:

```
1 package SPI_wrapper_env_pkg;
2
3     import uvm_pkg::*;
4     `include "uvm_macros.svh"
5     import SPI_wrapper_agent_pkg::*;
6     import SPI_wrapper_scoreboard_pkg::*;
7     import SPI_wrapper_coverage_pkg::*;
8
9     class SPI_wrapper_env extends uvm_env;
10        `uvm_component_utils(SPI_wrapper_env)
11
12        SPI_wrapper_agent agent;
13        SPI_wrapper_scoreboard scoreboard;
14        SPI_wrapper_coverage coverage;
15
16        function new(string name, uvm_component parent);
17            super.new(name, parent);
18        endfunction
19
20        function void build_phase(uvm_phase phase);
21            super.build_phase(phase);
22            agent = SPI_wrapper_agent::type_id::create("agent", this);
23            scoreboard = SPI_wrapper_scoreboard::type_id::create("scoreboard", this);
24            coverage = SPI_wrapper_coverage::type_id::create("coverage", this);
25        endfunction
26
27        function void connect_phase(uvm_phase phase);
28            super.connect_phase(phase);
29            agent.SPI_wrapper_agent_aport.connect(scoreboard.SPI_wrapper_scoreboard_aexport);
30            agent.SPI_wrapper_agent_aport.connect(coverage.SPI_wrapper_coverage_aexport);
31        endfunction
32
33    endclass
34
35 endpackage
```

wrapper agent :

```

1 package SPI_wrapper_agent_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import SPI_wrapper_driver_pkg::*;
5 import SPI_wrapper_monitor_pkg::*;
6 import SPI_wrapper_sequencer_pkg::*;
7 import SPI_wrapper_config_obj_pkg::*;
8 import SPI_wrapper_seq_item_pkg::*;

9 class SPI_wrapper_agent extends uvm_agent;
10    `uvm_component_utils(SPI_wrapper_agent)

11    SPI_wrapper_driver driver;
12    SPI_wrapper_monitor monitor;
13    SPI_wrapper_sequencer sequencer;
14    SPI_wrapper_config_obj SPI_wrapper_agent_config_obj;
15    uvm_analysis_port #(SPI_wrapper_seq_item) SPI_wrapper_agent_aport;

16    function new(string name, uvm_component parent);
17        super.new(name, parent);
18    endfunction

19    function void build_phase(uvm_phase phase);
20        super.build_phase(phase);
21        if(!(uvm_config_db #(SPI_wrapper_config_obj)::get(this,"","SPI_WRAPPER_CFG",SPI_wrapper_agent_config_obj)))begin
22            `uvm_fatal("build_phase","agent - wrapper - Unable to get the configuration object")
23        end
24        if(SPI_wrapper_agent_config_obj.is_active == UVM_ACTIVE)begin
25            driver = SPI_wrapper_driver::type_id::create("driver", this);
26            sequencer = SPI_wrapper_sequencer::type_id::create("sequencer", this);
27        end

28        monitor = SPI_wrapper_monitor::type_id::create("monitor", this);
29        SPI_wrapper_agent_aport = new("SPI_wrapper_agent_aport", this);
30    endfunction

31    function void connect_phase(uvm_phase phase);
32        super.connect_phase(phase);
33        if(SPI_wrapper_agent_config_obj.is_active == UVM_ACTIVE)begin
34            driver.SPI_wrapper_driver_vif = SPI_wrapper_agent_config_obj.SPI_wrapper_vif;
35            driver.seq_item_port.connect(sequencer.seq_item_export);
36        end

37        monitor.SPI_wrapper_monitor_vif = SPI_wrapper_agent_config_obj.SPI_wrapper_vif;
38        monitor.SPI_wrapper_monitor_aport.connect(SPI_wrapper_agent_aport);
39    endfunction
40 endclass
41 endpackage

```

wrapper driver :

```

1 package SPI_wrapper_driver_pkg;
2
3 import uvm_pkg::*;
4 `include"uvm_macros.svh"
5 import SPI_wrapper_seq_item_pkg::*;
6
7 class SPI_wrapper_driver extends uvm_driver #(SPI_wrapper_seq_item);
8     `uvm_component_utils(SPI_wrapper_driver)
9
10    virtual SPI_wrapper_if SPI_wrapper_driver_vif;
11    SPI_wrapper_seq_item SPI_wrapper_driver_seq_item;
12
13    function new (string name, uvm_component parent);
14        super.new(name, parent);
15    endfunction
16
17    task run_phase(uvm_phase phase);
18        super.run_phase(phase);
19        forever begin
20            SPI_wrapper_driver_seq_item = SPI_wrapper_seq_item::type_id::create("SPI_wrapper_driver_seq_item");
21            seq_item_port.get_next_item(SPI_wrapper_driver_seq_item);
22            drive_transaction(SPI_wrapper_driver_seq_item);
23            seq_item_port.item_done();
24        end
25
26    endtask
27
28    task drive_transaction(SPI_wrapper_seq_item item);
29        SPI_wrapper_driver_vif.rst_n = item.rst_n;
30        SPI_wrapper_driver_vif.SS_n = item.SS_n;
31        SPI_wrapper_driver_vif.MOSI = item.MOSI;
32        @(negedge SPI_wrapper_driver_vif.clk);
33        `uvm_info(get_type_name(), $sformatf("Driving: %s", item.convert2string()), UVM_DEBUG)
34    endtask
35
36 endclass
37
38 endpackage

```

wrapper monitor :

```

1 package SPI_wrapper_monitor_pkg;
2
3
4 import shared_pkg::*;
5 import uvm_pkg::*;
6 import SPI_wrapper_seq_item_pkg::*;
7 `include "uvm_macros.svh"
8
9 class SPI_wrapper_monitor extends uvm_monitor;
10    `uvm_component_utils(SPI_wrapper_monitor)
11
12    SPI_wrapper_seq_item SPI_wrapper_monitor_seq_item;
13    virtual SPI_wrapper_if SPI_wrapper_monitor_vif;
14    uvm_analysis_port #(SPI_wrapper_seq_item) SPI_wrapper_monitor_aport;
15
16    function new(string name, uvm_component parent);
17        super.new(name,parent);
18    endfunction
19
20    function void build_phase(uvm_phase phase);
21        super.build_phase(phase);
22        SPI_wrapper_monitor_aport = new("SPI_wrapper_monitor_aport", this);
23    endfunction
24
25    task run_phase(uvm_phase phase);
26        super.run_phase(phase);
27        forever begin
28            SPI_wrapper_monitor_seq_item = SPI_wrapper_seq_item::type_id::create("SPI_wrapper_monitor_seq_item");
29            @(negedge SPI_wrapper_monitor_vif.clk);
30
31            SPI_wrapper_monitor_seq_item.MOSI      = SPI_wrapper_monitor_vif.MOSI ;
32            SPI_wrapper_monitor_seq_item.rst_n    = SPI_wrapper_monitor_vif.rst_n;
33            SPI_wrapper_monitor_seq_item.SS_n     = SPI_wrapper_monitor_vif.SS_n ;
34            SPI_wrapper_monitor_seq_item.MISO      = SPI_wrapper_monitor_vif.MISO ;
35            SPI_wrapper_monitor_seq_item.MISO_GM  = SPI_wrapper_monitor_vif.MISO_GM ;
36
37            SPI_wrapper_monitor_aport.write(SPI_wrapper_monitor_seq_item);
38        end
39    endtask
40
41 endclass
42
43 endpackage

```

wrapper sequencer :

```
1 package SPI_wrapper_sequencer_pkg;
2
3     import uvm_pkg::*;
4     `include "uvm_macros.svh"
5     import SPI_wrapper_seq_item_pkg::*;
6
7     class SPI_wrapper_sequencer extends uvm_sequencer #(SPI_wrapper_seq_item);
8         `uvm_component_utils(SPI_wrapper_sequencer)
9
10        function new(string name, uvm_component parent);
11            super.new(name, parent);
12        endfunction
13    endclass
14
15 endpackage
```

wrapper item :

```

1 package SPI_wrapper_seq_item_pkg;
2
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5 import shared_pkg::*;
6 class SPI_wrapper_seq_item extends uvm_sequence_item;
7   `uvm_object_utils(SPI_wrapper_seq_item)
8
9
10  rand logic MOSI, rst_n, SS_n;
11
12  //output signals
13
14  logic MISO,MISO_GM;
15
16  //control signals
17
18  operation_t prev_operation = read_data;
19  rand operation_t operation;
20  rand int cycle_count = 0;
21  rand bit[2:0]spi_cmd;
22
23  rand bit MOSI_data[];
24
25
26
27  constraint reset_c {
28    | rst_n dist {0:=1,1:=99};
29  }
30  constraint MOSI_c {
31    | MOSI_data.size() == cycle_count-1;
32  }
33
34
35  constraint spi_cmd_cons{
36    | spi_cmd inside {3'b000, 3'b001, 3'b110, 3'b111};
37
38    if(operation == write_addr){
39      | spi_cmd == 3'b000;
40    }
41    else if (operation == write_data){
42      | spi_cmd == 3'b001;
43    }
44    else if(operation == read_addr){
45      | spi_cmd == 3'b110;
46    }
47    else if(operation == read_data){
48      | spi_cmd == 3'b111;
49    }

```

```

}

constraint cycle_count_cons{
    if(operation == read_data){
        cycle_count == 23;
    }
    else{
        cycle_count == 13;
    }
}

function void post_randomize();
    prev_operation = operation;
    MOSI_data = new[cycle_count-1];
    for(int i = 0; i < 3; i++)begin
        MOSI_data[i] = spi_cmd[2-i];
    end
    for(int i = 3; i < cycle_count-1; i++)begin
        MOSI_data[i] = $urandom_range(0,1);
    end
endfunction

function string convert2string();
    return $sformatf("%s MOSI =%0b%0b,\n SS_n =%0b%0b,\n rst_n =%0b%0b,\n MISO =%0b%0b",super.convert2string(),
    ||||| ||| MOSI, SS_n, rst_n,MISO);
endfunction

function string convert2string_stimulus();
    return $sformatf("MOSI =%0b%0b,\n SS_n =%0b%0b,\n rst_n =%0b%0b,\n",MOSI, SS_n, rst_n);
endfunction
endclass

endpackage

```

wrapper seq :

```

package SPI_wrapper_sequence_pkg;

import uvm_pkg::*;
`include "uvm_macros.svh"
import SPI_wrapper_seq_item_pkg::*;
import shared_pkg::*;

class SPI_wrapper_reset_sequence extends uvm_sequence #(SPI_wrapper_seq_item);
`uvm_object_utils(SPI_wrapper_reset_sequence)

  SPI_wrapper_seq_item item;
  function new(string name = "SPI_wrapper_reset_sequence");
    super.new(name);
  endfunction

  task body();
    repeat(5) begin
      item = SPI_wrapper_seq_item::type_id::create("item");
      start_item(item);
      assert(item.randomize() with {rst_n == 0; SS_n == 1;});
      finish_item(item);
    end
  endtask

endclass

class SPI_wrapper_write_sequence extends uvm_sequence #(SPI_wrapper_seq_item);
`uvm_object_utils(SPI_wrapper_write_sequence)

  function new(string name = "SPI_wrapper_write_sequence");
    super.new(name);
  endfunction

  task body();
    SPI_wrapper_seq_item item;
    item = SPI_wrapper_seq_item::type_id::create("item");
    repeat(2000)begin
      assert(item.randomize() with{
        | operation inside{write_addr, write_data};
      });
      send_transaction(item);
    end
  endtask

```

```
task send_transaction(SPI_wrapper_seq_item trans_item);
    SPI_wrapper_seq_item item;
    int transaction_cycle = trans_item.cycle_count;
    item = SPI_wrapper_seq_item::type_id::create("item");
    start_item(item);
    assert(item.randomize() with{
        SS_n == 0;
        rst_n == 1;
        operation == trans_item.operation;
    });
    finish_item(item);

    for(int j = 0; j < transaction_cycle-1; j++)begin

        start_item(item);
        assert(item.randomize() with{
            SS_n == 0;
            rst_n == 1;
            operation == trans_item.operation;

            MOSI == trans_item.MOSI_data[j];
        });
        finish_item(item);
    end

    start_item(item);
    assert(item.randomize() with{
        SS_n == 1;
        rst_n == 1;
        operation == trans_item.operation;
    });
    finish_item(item);

endtask
endclass
```

```
class SPI_wrapper_read_sequence extends uvm_sequence #(SPI_wrapper_seq_item);
  `uvm_object_utils(SPI_wrapper_read_sequence)

  SPI_wrapper_seq_item item;

  function new(string name = "SPI_wrapper_read_sequence");
    super.new(name);
  endfunction

  task body();
    item = SPI_wrapper_seq_item::type_id::create("item");

    repeat(1000)begin

      assert(item.randomize() with{
        operation inside{read_addr, read_data};

        if(prev_operation == read_addr){
          operation == read_data;
        }
        else if(prev_operation == read_data){
          operation == read_addr;
        }
        else{
          operation == read_addr;
        }
      });

      send_transaction(item);
    end
  endtask
```

```

task send_transaction(SPI_wrapper_seq_item trans_item);
    SPI_wrapper_seq_item item;
    int transaction_cycle = trans_item.cycle_count;
    item = SPI_wrapper_seq_item::type_id::create("item");
    start_item(item);
    assert(item.randomize()) with{
        SS_n == 0;
        rst_n ==1;
        operation == trans_item.operation;
    };
    finish_item(item);

    for(int j = 0; j< transaction_cycle-1; j++)begin
        start_item(item);
        assert(item.randomize()) with{
            SS_n == 0;
            rst_n == 1;
            operation == trans_item.operation;

            MOSI == trans_item.MOSI_data[j];
        };
        finish_item(item);
    end

    start_item(item);
    assert(item.randomize()) with{
        SS_n == 1;
        rst_n ==1;
        operation == trans_item.operation;
    };
    finish_item(item);

endtask
endclass

```

```

class SPI_wrapper_read_write_sequence extends uvm_sequence #(SPI_wrapper_seq_item);
  `uvm_object_utils(SPI_wrapper_read_write_sequence)

  SPI_wrapper_seq_item item;

  function new(string name = "SPI_slave_read_write_sequence");
    super.new(name);
  endfunction

  task body();
    item = SPI_wrapper_seq_item::type_id::create("item");
    repeat(2000)begin

      assert(item.randomize()) with{
        if(prev_operation == write_addr){
          operation inside {write_addr, write_data};
        }
        else if (prev_operation == write_data){
          operation dist {write_addr :/40, read_addr :/60, read_data :/0, write_data :/0};
        }
        else if(prev_operation == read_addr){
          operation == read_data;
        }
        else if(prev_operation == read_data){
          operation dist {write_addr :/60, read_addr :/40, read_data :/0, write_data :/0};
        }
        else{
          operation == write_addr;
        }
      };
      send_transaction(item);
    end
  endtask

```

```

task send_transaction(SPI_wrapper_seq_item trans_item);
    SPI_wrapper_seq_item item;
    int transaction_cycle = trans_item.cycle_count;
    item = SPI_wrapper_seq_item::type_id::create("item");
    start_item(item);
    assert(item.randomize() with{
        SS_n == 0;
        rst_n ==1;
        operation == trans_item.operation;
    });
    finish_item(item);

    for(int j = 0; j< transaction_cycle-1; j++)begin
        start_item(item);
        assert(item.randomize() with{
            SS_n == 0;
            rst_n ==1;
            operation == trans_item.operation;

            MOSI == trans_item.MOSI_data[j];
        });
        finish_item(item);
    end

    start_item(item);
    assert(item.randomize() with{
        SS_n == 1;
        rst_n ==1;
        operation == trans_item.operation;
    });
    finish_item(item);

    endtask
endclass

```

endpackage

```

1 package SPI_wrapper_config_obj_pkg;
2
3     import uvm_pkg::*;
4     `include "uvm_macros.svh"
5
6     class SPI_wrapper_config_obj extends uvm_object;
7         `uvm_object_utils(SPI_wrapper_config_obj)
8         virtual SPI_wrapper_if SPI_wrapper_vif;
9         uvm_active_passive_enum is_active;
10
11         function new(string name = "shift_reg_cfg");
12             super.new(name);
13         endfunction
14
15     endclass
16
17
18 endpackage

```

wrapper config :

wrapper coverage :

```
1 package SPI_wrapper_coverage_pkg;
2
3 import uvm_pkg::*;
4 import SPI_wrapper_seq_item_pkg::*;
5 `include "uvm_macros.svh"
6
7 class SPI_wrapper_coverage extends uvm_component;
8     `uvm_component_utils(SPI_wrapper_coverage)
9
10    uvm_analysis_export #(SPI_wrapper_seq_item) SPI_wrapper_coverage_aexport;
11    uvm_tlm_analysis_fifo #(SPI_wrapper_seq_item) cov_fifo;
12    SPI_wrapper_seq_item cov_item;
13
14 function new (string name = "SPI_wrapper_coverage",uvm_component parent = null);
15     super.new(name,parent);
16 endfunction
17
18 function void build_phase (uvm_phase phase);
19     super.build_phase(phase);
20
21     SPI_wrapper_coverage_aexport = new("SPI_wrapper_coverage_aexport",this);
22     cov_fifo = new("cov_fifo",this);
23
24 endfunction
25
26 function void connect_phase (uvm_phase phase);
27     super.connect_phase(phase);
28     SPI_wrapper_coverage_aexport.connect(cov_fifo.analysis_export);
29 endfunction
30
31 task run_phase (uvm_phase phase);
32     super.run_phase(phase);
33     forever begin
34         cov_fifo.get(cov_item);
35     end
36
37 endtask
38
39 endclass
40
41 endpackage
```

wrapper scoreboard :

```
package SPI_wrapper_scoreboard_pkg;
import uvm_pkg::*;
import SPI_wrapper_seq_item_pkg::*;

`include "uvm_macros.svh"

class SPI_wrapper_scoreboard extends uvm_scoreboard;
`uvm_component_utils(SPI_wrapper_scoreboard)

  uvm_analysis_export #(SPI_wrapper_seq_item) SPI_wrapper_scoreboard_aexport;
  uvm_tlm_analysis_fifo #(SPI_wrapper_seq_item) sb_fifo;
  SPI_wrapper_seq_item sb_item;

  int error_count = 0,correct_count = 0;

  function new (string name = "SPI_wrapper_scoreboard",uvm_component parent = null);
    super.new(name,parent);
  endfunction

  function void build_phase (uvm_phase phase);
    super.build_phase(phase);
    SPI_wrapper_scoreboard_aexport = new("SPI_wrapper_scoreboard_aexport",this);
    sb_fifo = new("sb_fifo",this);
  endfunction

  function void connect_phase (uvm_phase phase);
    super.connect_phase(phase);
    SPI_wrapper_scoreboard_aexport.connect(sb_fifo.analysis_export);
  endfunction

  task run_phase (uvm_phase phase);
    super.run_phase(phase);
    forever begin
      sb_fifo.get(sb_item);
      if (sb_item.MISO != sb_item.MISO_GM) begin
        `uvm_error("run_phase" , $sformatf("compresion failed, transaction recevied by the DUT %s while the ref_MISO = %d",sb_item.convert2string(),sb_item.MISO_GM))
        error_count++;
      end
      else begin
        `uvm_info("run_phase",$sformatf("correct_count out : %s ",sb_item.convert2string()),UVM_HIGH);
        correct_count++;
      end
    end
  end
  endtask

  function void report_phase(uvm_phase phase);
    super.report_phase(phase);
    `uvm_info("report_phase" , $sformatf("Total successful transactions: %0d",correct_count), UVM_LOW);
    `uvm_info("report_phase" , $sformatf("Total failed transactions: %0d",error_count), UVM_LOW);
  endfunction
endclass
endpackage
```

wrapper do file :

```
.do
vlib work
vlog -f src_files.list +cover -covercells +define+SIM
vsim -voptargs+=acc work.SPI_wrapper_top -classdebug -uvmcontrol=all -cover
add wave /SPI_wrapper_top/SPI_wrapperif/*
add wave -position insertpoint \
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/received_address \
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cs

coverage save SPI_wrapper.ucdb -onexit
run -all
coverage exclude -src RAM.v -line 29 -code s
coverage exclude -src RAM.v -line 29 -code b
coverage exclude -src SPI_slave.sv -line 60 -code b
coverage exclude -src SPI_slave.sv -line 136 -code b
coverage exclude -src SPI_slave.sv -line 136 -code s
coverage exclude -src SPI_slave.sv -line 60 -code s
# vcover report SPI_wrapper.ucdb -details -annotate -all -output coverage_rpt.txt
|
```

wrapper scr_file :

```
shared_pkg.sv
SPI_slave_if.sv
SPI_slave.sv
SPI_slave_GM.v
SPI_slave_sva.sv
SPI_slave_config.sv
SPI_slave_seq_item.sv
SPI_slave_driver.sv
SPI_slave_sequencer.sv
SPI_slave_monitor.sv
SPI_slave_agent.sv
SPI_slave_cover.sv
SPI_slave_scoreboard.sv
SPI_slave_main_seq.sv
SPI_slave_RST_seq.sv
SPI_slave_env.sv
SPI_slave_test.sv
SPI_slave_top.sv
```

```
19
20  RAM.v
21  RAM_if.sv
22  RAM_golden_model.v
23  RAM_SVA.sv
24  RAM_configer.sv
25  RAM_seq_item.sv
26  RAM_reset_seq.sv
27  RAM_read_only_seq.sv
28  RAM_write_only_seq.sv
29  RAM_write_and_read_seq.sv
30  RAM_seqr.sv
31  RAM_driver.sv
32  RAM_monitor.sv
33  RAM_agent.sv
34  RAM_scoreboard.sv
35  RAM_coverage_collector.sv
36  RAM_environment.sv
37  RAM_test.sv
38  RAM_top.sv
39
```

```
39
40  SPI_wrapper_if.sv
41  SPI_wrapper.sv
42  SPI_wrapper_GM.v
43  SPI_wrapper_sva.sv
44  SPI_wrapper_config_obj.sv
45  SPI_wrapper_seq_item.sv
46  SPI_wrapper_driver.sv
47  SPI_wrapper_sequencer.sv
48  SPI_wrapper_monitor.sv
49  SPI_wrapper_agent.sv
50  SPI_wrapper_coverage.sv
51  SPI_wrapper_scoreboard.sv
52  SPI_wrapper_sequence.sv
53  SPI_wrapper_env.sv
54  SPI_wrapper_test.sv
55  SPI_wrapper_top.sv
```

code coverage :

```
=====
== Instance: /SPI_wrapper_top/SPI_wrapperif
== Design Unit: work.SPI_wrapper_if
=====
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----              ----   ----   -----  -----
  Toggles                  12      12        0  100.00%
=====
=====Toggle Details=====
Toggle Coverage for instance /SPI_wrapper_top/SPI_wrapperif --
  Node      1H->0L      0L->1H  "Coverage"
  -----  -----
  MISO          1          1      100.00
  MISO_GM       1          1      100.00
  MOSI          1          1      100.00
  SS_n          1          1      100.00
  clk            1          1      100.00
  rst_n         1          1      100.00
Total Node Count = 6
Toggled Node Count = 6
Untoggled Node Count = 0
Toggle Coverage = 100.00% (12 of 12 bins)
```

```
=====
== Instance: /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance
== Design Unit: work.RAM
=====
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----              ----   ----   -----  -----
  Branches                  8      8        0  100.00%
```

Branch totals: 4 hits of 4 branches = 100.00%

```
Expression Coverage:
  Enabled Coverage      Bins    Covered    Misses  Coverage
  -----              ----   -----   -----  -----
  Expressions                  3        3        0  100.00%
```

=====Expression Details=====

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	10	10	0	100.00%

----- Statement Details -----

===== Toggle Details =====

Toggle Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance --

	Node	1H->0L	0L->1H	"Coverage"
	Rd_Addr[7-0]	1	1	100.00
	Wr_Addr[7-0]	1	1	100.00
	clk	1	1	100.00
	din[0-9]	1	1	100.00
	dout[7-0]	1	1	100.00
	rst_n	1	1	100.00
	rx_valid	1	1	100.00
	tx_valid	1	1	100.00
Total Node Count	=	38		
Toggled Node Count	=	38		
Untoggled Node Count	=	0		
Toggle Coverage	=	100.00% (76 of 76 bins)		

```
=====Toggle Details=====
```

```
Toggle Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance --
```

	Node	1H->0L	0L->1H	"Coverage"
counter[3-0]		1	1	100.00
	cs		ENUM type	Value Count
			IDLE	2001 100.00
			CHK_CMD	2002 100.00
			WRITE	2000 100.00
			READ_ADD	1 100.00
			READ_DATA	1 100.00
	ns		ENUM type	Value Count
			IDLE	2001 100.00
			CHK_CMD	2002 100.00
			WRITE	2001 100.00
			READ_ADD	1003 100.00
			READ_DATA	1 100.00
	received_address		1	100.00
Total Node Count =	15			
Toggled Node Count =	15			
Untoggled Node Count =	0			
Toggle Coverage =	100.00% (20 of 20 bins)			

```
4 Statement Coverage:
```

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	---	---	-----
Statements	37	37	0	100.00%

```
9 =====Statement Details=====
```

```
1 Statement Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance --
```

```
1 Branch Coverage:
```

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	---	---	-----
Branches	37	37	0	100.00%

```
7 =====Branch Details=====
```

functional coverage :

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_in
/RAM_coverage_collector_pkg/RAM_coverage_collector		100.00%					
└ TYPE cov		100.00%	100	100.00...		✓	
└ CVP cov::control_bits		100.00%	100	100.00...		✓	
└ CVP cov::rx_valid_cp		100.00%	100	100.00...		✓	
└ CVP cov::tx_valid_cp		100.00%	100	100.00...		✓	
└ CROSS cov::cross_rx		100.00%	100	100.00...		✓	
└ CROSS cov::cross_tx		100.00%	100	100.00...		✓	
└ INST VRAM_coverage_collector_pkg::RAM_coverage_collector::co...		100.00%	100	100.00...		✓	
└ CVP control_bits		100.00%	100	100.00...		✓	
└ B bin write_addr		1738	1	100.00...		✓	
└ B bin write_data		1444	1	100.00...		✓	
└ B bin read_addr		909	1	100.00...		✓	
└ B bin read_data		5454	1	100.00...		✓	
└ B bin w_data_after_w_address		916	1	100.00...		✓	
└ B bin r_data_after_r_adderss		909	1	100.00...		✓	
└ B bin w_address_w_data_r_address_r_data		239	1	100.00...		✓	
└ CVP rx_valid_cp		100.00%	100	100.00...		✓	
└ CVP tx_valid_cp		100.00%	100	100.00...		✓	
└ CROSS cross_rx		100.00%	100	100.00...		✓	
└ CROSS cross_tx		100.00%	100	100.00...		✓	
└ /SPI_slave_cover_pkg/SPI_slave_cover		100.00%					
└ TYPE SPI_cvg		100.00%	100	100.00...		✓	
└ CVP SPI_cvg::rx_cov		100.00%	100	100.00...		✓	
└ CVP SPI_cvg::SS_cov		100.00%	100	100.00...		✓	
└ CVP SPI_cvg::MOSI_cov		100.00%	100	100.00...		✓	
└ CROSS SPI_cvg::{#cross_0#}		100.00%	100	100.00...		✓	
└ INST VSPI_slave_cover_pkg::SPI_slave_cover::SPI_cvg		100.00%	100	100.00...		✓	
└ CVP rx_cov		100.00%	100	100.00...		✓	
└ CVP SS_cov		100.00%	100	100.00...		✓	
└ CVP MOSI_cov		100.00%	100	100.00...		✓	
└ CROSS #cross_0#		100.00%	100	100.00...		✓	
└ B bin write_addr_full_tr		1738	1	100.00...		✓	
└ B bin write_data_full_tr		1444	1	100.00...		✓	
└ B bin read_addr_full_tr		909	1	100.00...		✓	
└ B bin write_data_extended_tr		909	1	100.00...		✓	
└ B ignore_bin full_with_rd_data		0	-	-		✓	
└ B ignore_bin extended_with_rd_addr		0	-	-		✓	
└ B ignore_bin extended_with_wr_data		0	-	-		✓	
└ B ignore_bin extended_with_wr_addr		0	-	-		✓	

assertion coverage :

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
△ /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/reset_cover	SVA	✓	Off	5	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/_deasserted_cover	SVA	✓	Off	8180	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/_asserted_cover	SVA	✓	Off	9090	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/write_cover	SVA	✓	Off	3476	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/read_cover	SVA	✓	Off	1818	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__READ_DATA_to_IDLE	SVA	✓	Off	909	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__WRITE_to_IDLE	SVA	✓	Off	3182	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__CHK_CMD_to_read_data	SVA	✓	Off	909	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__CHK_CMD.read_address	SVA	✓	Off	909	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__CHK_CMD_to_write	SVA	✓	Off	3182	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__IDLE_to_CHK_CMD	SVA	✓	Off	5000	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_rd_data	SVA	✓	Off	909	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_rd_addr	SVA	✓	Off	909	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_wr_data	SVA	✓	Off	1444	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_wr_addr	SVA	✓	Off	1738	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover_rx_data_reset	SVA	✓	Off	5	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover_rx_valid_reset	SVA	✓	Off	5	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover_MISO_reset	SVA	✓	Off	5	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/slave_sva/cover_MISO_satellite	SVA	✓	Off	58608	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover_rx_data_reset	SVA	✓	Off	5	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover_rx_valid_reset	SVA	✓	Off	5	1	Unl...	1	100%	██████	✓	0	0	0 ns	0
△ /SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover_MISO_reset	SVA	✓	Off	5	1	Unl...	1	100%	██████	✓	0	0	0 ns	0

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active C
△ /uvm_pkg::uvm_reg_map:do_write#(ublk#(215181159#(1731)immed_1735	Immediate	SVA	on	0	0	0
△ /uvm_pkg::uvm_reg_map:do_read#(ublk#(215181159#(1771)immed_1775	Immediate	SVA	on	0	0	0
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_reset_sequence::body#(ublk#(252082231#17)immed_20	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_write_sequence::body#(ublk#(252082231#37)immed_39	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_write_sequence::send_transaction#immed_54	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_write_sequence::send_transaction#immed_76	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_write_sequence::send_transaction#anonblk#(252082231#62##ublk#(252082231#62)immed_65	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_read_sequence::body#(ublk#(252082231#101)immed_104	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_read_sequence::send_transaction#immed_131	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_read_sequence::send_transaction#immed_153	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_read_sequence::send_transaction#anonblk#(252082231#139##ublk#(252082231#139)immed_142...	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_read_write_sequence::body#(ublk#(252082231#177)immed_180	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_read_write_sequence::send_transaction#immed_212	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_read_write_sequence::send_transaction#immed_234	Immediate	SVA	on	0	1	
△ /SPI_wrapper_sequence_pkg::SPI_wrapper_read_write_sequence::send_transaction#anonblk#(252082231#220##ublk#(252082231#220)immed...	Immediate	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/reset	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/_deasserted	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/_asserted	Concurrent	SVA	on	0	0	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/write_assert	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/read_assert	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__IDLE_to_CHK_CMD	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__CHK_CMD_to_write	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__CHK_CMD.read_address	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__CHK_CMD_to_read_data	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__WRITE_to_IDLE	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__READ_ADD_to_IDLE	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__READ_DATA_to_IDLE	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert_MISO_reset	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert_rx_valid_reset	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert_rx_data_reset	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert_valid_command_wr_addr	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert_valid_command_wr_data	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert_valid_command_rd_addr	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert_valid_command_rd_data	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert_MISO_reset	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert_rx_valid_reset	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert_rx_data_reset	Concurrent	SVA	on	0	1	
+ △ /SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert_MISO_satellite	Concurrent	SVA	on	0	1	

assertions :

Feature	Assertion
Reset behavior: Whenever reset is asserted, MISO, rx_valid, and rx_data must all be low.	`@(posedge clk) (!rst_n
MISO stability: When a valid transaction occurs that is not a read-data operation ($rx_data[9:8] \neq 2'b11$), the MISO output must remain stable.	`@(posedge clk) ($rx_data[9:8] \neq 2'b11 \&& rx_valid$)