

# AMBA® APB4 Protocol

## topics

#### 1. AMBA APB4 specs

- 1.1 signals
- 1.2 transfers
- 1.3 functionalities

#### 2. Master APB interface

- 2.1 Verilog code
- 2.2 RTL elaboration and synthesis schematic
- 2.3 static-time analysis reports and utilization report
- 2.4 implementation schematic
- 2.5 static-time analysis reports and utilization report

#### 3. Slave APB interface

- 3.1 Verilog code
- 3.2 RTL elaboration and synthesis schematic
- 3.3 static-time analysis reports and utilization report
- 3.4 implementation schematic
- 3.5 static-time analysis reports and utilization report

#### 4. APB wrapper

- 4.1 Verilog code
- 4.2 RTL elaboration and synthesis schematic
- 4.3 static-time analysis reports and utilization report
- 4.4 implementation schematic
- 4.5 static-time analysis reports and utilization report

### 5. APB wrapper verification

- 5.1 UVM plan
- 5.2 UVM sequence\_item
- 5.3 UVM sequencer
- 5.4 UVM reset\_sequence
- 5.5 UVM main\_sequence
- 5.6 UVM coverage
- 5.7 UVM scoreboard
- 5.8 UVM driver
- 5.9 UVM monitor
- 5.10 UVM agent
- 5.11 UVM environment
- 5.12 UVM test
- 5.13 UVM config object
- 5.14 APB interface
- 5.15 APB top
- 5.16 simulation results
- 5.17 coverage results

#### 6. References

# 1. AMBA APB4 specs

## 1.1 signals

Signal	Source	Description
PCLK	Clock source	Clock. The rising edge of <b>PCLK</b> times all transfers on the APB.
PRESETn	System bus equivalent	Reset. The APB reset signal is active LOW. This signal is normally connected directly to the system bus reset signal.
PADDR	APB bridge	Address. This is the APB address bus. It can be up to 32 bits wide and is driven by the peripheral bus bridge unit.
PPROT	APB bridge	Protection type. This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access.
PSELx	APB bridge	Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a <b>PSELx</b> signal for each slave.
PENABLE	APB bridge	Enable. This signal indicates the second and subsequent cycles of an APB transfer.
PWRITE	APB bridge	Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.
PWDATA	APB bridge	Write data. This bus is driven by the peripheral bus bridge unit during write cycles when <b>PWRITE</b> is HIGH. This bus can be up to 32 bits wide.
PSTRB	APB bridge	Write strobes. This signal indicates which byte lanes to update during a write transfer. There is one write strobe for each eight bits of the write data bus. Therefore, PSTRB[n] corresponds to PWDATA[(8n + 7):(8n)]. Write strobes must not be active during a read transfer.
PREADY	Slave interface	Ready. The slave uses this signal to extend an APB transfer.
PRDATA	Slave interface	Read Data. The selected slave drives this bus during read cycles when <b>PWRITE</b> is LOW. This bus can be up to 32-bits wide.
PSLVERR	Slave interface	This signal indicates a transfer failure. APB peripherals are not required to support the <b>PSLVERR</b> pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the appropriate input to the APB bridge is tied LOW.

#### 1.2 transfers

Write transfers (with no waiting)

#### •T1 (Setup Phase):

The transfer begins with the registration of address (PADDR), write data (PWDATA), write signal (PWRITE), and select signal (PSEL) at the rising edge of PCLK.


This phase continuous until the next clock.

#### •T2 (Beginning of Access Phase):

The enable signal (PENABLE) and ready signal (PREADY) are registered. PENABLE's assertion marks the start of the Access phase, and when PREADY is asserted, it indicates that the slave can complete the transfer at the next rising edge of PCLK.

#### •T3 (End of Access Phase):


The address, write data, and control signals remain valid until the transfer completes. At the end, PENABLE is deasserted, and PSEL is deasserted unless another transfer to the same peripheral is immediately scheduled and the slave sample the PWDATA signal



Figure(2)

In the normal case, the slave asserts PREADY at T2, signaling that it is ready to complete the transfer at the next clock edge (T3). In this scenario, the address, data, and control signals remain stable only until the transfer is completed.

In contrast, when the slave needs more time during the Access phase, it drives PREADY LOW even though PENABLE remains HIGH. This effectively extends the transfer by delaying its completion. During this extension, all the critical signals (PADDR, PWRITE, PSEL, PENABLE, PWDATA, PSTRB, and PPROT) are held constant until the slave finally asserts PREADY HIGH to complete the transfer.



Figure(3)

#### •T1 (Setup Phase):


Like the write transfers, the read transfer begins with the registration of the address (PADDR), along with select (PSEL) and enable (PENABLE) signals at the rising edge of PCLK.

#### •T2 (Access Phase ):

During the Access phase, PENABLE is asserted. The slave drives the ready signal (PREADY) to indicate when it is ready to provide the requested read data.

#### •T3 (End of Access Phase):


The transfer completes when PREADY is asserted at the appropriate time. Crucially, the slave must supply the requested read data before the end of the Access phase, ensuring data validity by the end of the transfer.



Figure(4)

## Read transfers (with waiting)

## The same happens as the write transfer



Figure(5)


## 1.3 functionalities

#### Write strobe

The write strobe signals, PSTRB, enable sparse data transfer on the write data bus.

Each write strobe signal corresponds to one byte of the write data bus.

When asserted HIGH, a write strobe indicates that the corresponding byte lane of the write data bus contains valid information.



Figure(6)

## Protection unit support

PPROT	Protection	Description	Comments
PPROT[0]	Normal or Privileged	PPROT[0] is used by Requesters to indicate processing mode. A privileged processing mode typically has a greater level of access within a system.	LOW indicates normal access.     HIGH indicates privileged access.
PPROT[1]	Secure or Non-secure	PPROT[1] is used in systems where a greater degree of differentiation between processing modes is required.	LOW indicates secure access.     HIGH indicates non-secure access.
PPROT[2]	Data or Instruction	PPROT[2] gives an indication if the transaction is a data or instruction access. The transaction indication is provided as a hint and might not be accurate in all cases.	LOW indicates data access.     HIGH indicates instruction access.

## Figure(7)

PPROT	Completer: signal not present	Completer: signal present
Requester: signal not present	Compatible.	Not compatible.  If fixed protection attributes are functionally correct, then the interfaces are Compatible. See Table 3-2 on page 3-27.
Requester: signal present	Compatible. The Completer has no access protection so <b>PPROT</b> can be ignored.	Compatible.

Figure(8)

## 2. Master APB interface

## 2.1 Verilog code


```
module apb_master_interface (PCLK, PRESETn, PADDR, PPROT, PSEL0, PSEL1, PENABLE, PWRITE, PWDATA, PSTRB, PREADY, PRDATA, address, write_data, read_data, process, data_size);
     parameter ADDR_WIDTH = 32;
     parameter DATA_WIDTH = 32;
parameter STRB_WIDTH = DATA_WIDTH / 8;
     parameter IDLE_PHASE = 2'b00;
parameter SETUP_PHASE = 2'b01;
     parameter ACCESS_PHASE = 2'b10;
     input [DATA_WIDTH-1:0] PRDATA;
input [DATA_WIDTH-1:0] write_data;
input [ADDR_WIDTH-1:0] address;
                                                                                       // Data read from slave
// Data to be written to slave
// Address for the transaction
     input [1:0] data_size;
     input PRESETn;
     input PREADY;
     // Outputs
output reg [ADDR_MIDTH-1:0] PADDR;
output reg [DATA_MIDTH-1:0] PMDATA;
output reg [DATA_MIDTH-1:0] read_data;
output reg [STRB_MIDTH-1:0] PSTRB;
output reg [2:0] PPROT;
     output reg PSEL1;
output reg PSEL0;
output reg PENABLE;
output reg PWRITE;
     reg [1:0] current_state;
reg [1:0] next_state;
     // Always block triggered on the rising edge of the clock always @(posedge PCLK) begin
           if (!PRESETn) begin
                current_state <= IDLE PHASE:
           end else begi
```

```
// Always block triggered on the rising edge of the clock
always @(*) begin
       case (current_state)
            IDLE_PHASE: begin
               PSEL0 <= 0;
                                                       // Deassert peripheral select 0
               PSEL1 <= 0;
               PENABLE <= 0;
                                                       // Deassert enable signal
           SETUP PHASE: begin
               PADDR <= address;
                                                       // Set address
               PENABLE <= 0;
                                                       // Deassert enable signal
               PPROT <= 3'b000;
                                                       // Set protection level to 0
               if (address == 4000) begin
                                                  // Set write data
                                                      // Select peripheral based on address
                   PSEL1 <= 0;
                   PSEL0 <= 1;
               end else if (address == 4001) begin
                   PSEL1 <= 1;
                   PSEL0 <= 0;
               end else begin
                   PSEL1 <= 0;
                   PSEL0 <= 0;
                if (process == 7'b0000011) begin
                                                     // Read operation
                                                       // Set write signal to 0
                   PWRITE <= 0;
                    PSTRB <= 4'b0000;
                                                       // Set strobe to 0
               end else if (process == 7'b0100011) begin // Write operation
                    PWRITE <= 1;
                                                       // Set write signal to 1
                    case (data_size)
                       2'b00:
                           PSTRB <= (4'b0001 << address[1:0]);
                        2'b01:
                           PSTRB <= (4'b0011 << {address[1],1'b0});
                        2'b10:
                                                        // Word
                           PSTRB <= 4'b1111;
                       default: PSTRB <= 4'b1111;</pre>
               end
           end
           ACCESS_PHASE: begin
               PENABLE <= 1;
                                                       // Enable the transfer
           end
           default: begin
               PADDR <= 0;
                                                       // Reset address
               PWDATA <= 0;
                                                       // Reset write data
               PSTRB <= 0;
                                                       // Reset strobe
               PPROT <= 0;
                                                       // Reset protection bits
               PSEL1 <= 0;
               PSEL0 <= 0;
                                                       // Reset peripheral select 0
               PENABLE <= 0;
                                                       // Reset enable signal
               PWRITE <= 0;
                                                       // Reset write signal
            end
   end
```


```
always @(*) begin
        case (current_state)
            IDLE_PHASE: begin
                if (process == (7'b0000011) || process == (7'b0100011)) begin
                    next_state <= SETUP_PHASE;</pre>
                end else begin
                    next_state <= IDLE_PHASE;</pre>
                end
            end
            SETUP PHASE: begin
                next_state <= ACCESS_PHASE;</pre>
                                                             // Transition to ACCESS
            end
            ACCESS_PHASE: begin
                if (PREADY && (process == (7'b0000011) || process == (7'b0100011))) begin
                    next_state <= SETUP_PHASE;</pre>
                end else if (PREADY && (process != (7'b0000011) || process != (7'b0100011))) begin
                    next_state <= IDLE_PHASE;</pre>
                end else begin
                    next state <= ACCESS PHASE;</pre>
                                                             // Remain in ACCESS
                end
            default: next_state <= IDLE_PHASE;</pre>
    end
    // Always block to capture read data on the rising edge of the clock
    always @(posedge PCLK) begin
        if (!PRESETn) begin
            read_data <= 0;
        end else if (PREADY && !PWRITE) begin
            read_data <= PRDATA;</pre>
                                                 // Capture read data
    end
endmodule
```

# 2.2 RTL and synthesis schematic

### RTL ANALYSIS



## Synthesis schematic




# 2.3 static-time analysis reports and utilization report

### Static time analysis

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints:	274	Total Number of Endpoints:	274	Total Number of Endpoints:	NA


### Utilization report

Name 1	Slice LUTs	Slice Registers	Bonded IOB	BUFGCTRL
	(47200)	(94400)	(300)	(32)
N apb_master_interface	87	106	215	1



## 2.4 implementation schematic

## implementation schematic




# 2.5 static-time analysis reports and utilization report

### Static time analysis

Setup	Hold		Pulse Width				
Worst Negative Slack (WNS): inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA			
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA			
Number of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA			
Total Number of Endpoints: 274	Total Number of Endpoints:	274	Total Number of Endpoints:	NA			
There are no user specified timing constraints.							

### Utilization report

Name 1	Slice LUTs (47200)	Slice Registers (94400)	Slice (1585 0)	LUT as Logic (47200)	LUT Flip Flop Pairs (47200)	Bonded IOB (300)	BUFGCTRL (32)
N apb_master_interface	86	106	59	86	5	215	2




## 3. Slave APB interface

## 3.1 Verilog code


```
/// Name: Abdelrahman Mohamed Ragab
module apb_slave_interface (PCLK, PRESETn, PADDR, PPROT, PSEL0, PSEL1, PENABLE, PWRITE, PWDATA, PSTRB, PREADY, PRDATA, write_data, read_data, valid);
    parameter ADDR WIDTH = 32;
                                                           // Width of the address bus
    parameter DATA_WIDTH = 32;
    parameter STRB_WIDTH = DATA_WIDTH / 8;
    parameter IDLE_PHASE = 2'b00;
    parameter SETUP_PHASE = 2'b01;
    parameter ACCESS_PHASE = 2'b10;
    input [DATA_WIDTH-1:0] read_data;
    input [DATA_WIDTH-1:0] PWDATA;
    input [ADDR_WIDTH-1:0] PADDR;
    input [STRB_WIDTH-1:0] PSTRB;
                                                           // Byte strobe from master
    input [2:0] PPROT;
                                                            // Protection bits from master
    input PRESETn;
                                                            // Active low reset signal
                                                            // Slave select signal for the first slave device
    input PSEL1:
    input PSEL0;
    input PENABLE;
    input PWRITE:
    input valid;
   output reg [DATA_WIDTH-1:0] write_data;
    output reg [DATA_WIDTH-1:0] PRDATA;
    output PREADY;
                                                        // Ready signal to the master
    always @(posedge PCLK) begin
        if (!PRESETn) begin
           write data <= 0:
                                                           // Reset write data
          PRDATA <= 0;
                                                           // Reset PRDATA
        end else if (PREADY) begin
           if (PWRITE) begi
               write_data <= PWDATA & {{8{PSTRB[3]}},{8{PSTRB[2]}},{8{PSTRB[1]}},{8{PSTRB[0]}}};</pre>
                                                                                                              // Write data to the master device
    assign PREADY = (PENABLE && valid && PRESETn && (PSEL0||PSEL1)); // Generate ready signal based on select and enable signals
    always @(*) begin
       if (PREADY) begin
           PRDATA <= read_data;
endmodule
```

## 3.2 RTL and synthesis schematic

#### **RTL ANALYSIS**



## Synthesis schematic




# 3.3 static-time analysis reports and utilization report

#### Static time analysis

Se	tup		Hold		Pulse Width			
	Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA		
	Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA		
	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA		
	Total Number of Endpoints:	129	Total Number of Endpoints:	129	Total Number of Endpoints:	NA		
The	There are no user specified timing constraints.							


### Utilization report

Name 1	Slice LUTs	Slice Registers	Bonded IOB	BUFGCTRL
	(47200)	(94400)	(300)	(32)
N apb_slave_interface	19	32	106	1



## 3.4 implementation schematic

## implementation schematic




# 3.5 static-time analysis reports and utilization report

#### Static time analysis

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints:	129	Total Number of Endpoints:	129	Total Number of Endpoints:	NA
There are no user specified timin	g constraints	s.			

### Utilization report

Name 1	Slice LUTs (47200)	Slice Registers (94400)	Slice (1585 0)	LUT as Logic (47200)	LUT Flip Flop Pairs (47200)	Bonded IOB (300)	BUFGCTRL (32)
N apb_slave_interface	19	32	5	19	16	106	1




## 4. APB wrapper

## 4.1 Verilog code


```
module apb_top_design (apb_int apbint);
    // Instantiate the master interface
    apb_master_interface master_DUT (
        .PADDR(apbint.PADDR),
        .PWDATA(apbint.PWDATA),
        .PSTRB(apbint.PSTRB),
        .PPROT(apbint.PPROT),
        .PSEL1(apbint.PSEL1),
        .PSEL0(apbint.PSEL0),
        .PENABLE(apbint.PENABLE),
        .PWRITE(apbint.PWRITE),
        .PREADY(apbint.PREADY),
        .PRDATA(apbint.PRDATA),
        .PCLK(apbint.clk),
        .PRESETn(apbint.rst_n),
        .address(apbint.address),
        .process(apbint.process),
        .data_size(apbint.data_size),
        .read_data(apbint.master_out),
        .write_data(apbint.master_in)
    apb_slave_interface slave_DUT (
        .PADDR(apbint.PADDR),
        .PWDATA(apbint.PWDATA),
        .PSTRB(apbint.PSTRB),
        .PPROT(apbint.PPROT),
        .PSEL1(apbint.PSEL1),
        .PSEL0(apbint.PSEL0),
        .PENABLE(apbint.PENABLE),
        .PWRITE(apbint.PWRITE),
        .PREADY(apbint.PREADY),
        .PRDATA(apbint.PRDATA),
        .PCLK(apbint.clk),
        .PRESETn(apbint.rst_n),
        .read_data(apbint.slave_in),
        .write_data(apbint.slave_out),
        .valid(apbint.valid)
endmodule
```

# 4.2 RTL and synthesis schematic

#### **RTL ANALYSIS**



## Synthesis schematic




# 4.3 static-time analysis reports and utilization report

#### Static time analysis

Setup		Hold		Pulse Width			
Worst Negative Slack (WNS):	13.306 ns	Worst Hold Slack (WHS):	0.164 ns	Worst Pulse Width Slack (WPWS): 7.500 ns			
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns			
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints: 0			
Total Number of Endpoints:	35	Total Number of Endpoints:	35	Total Number of Endpoints: 36			
All user specified timing constraints are met.							


### Utilization report

Name 1	Slice LUTs (47200)	Slice Registers (94400)	Bonded IOB (300)	BUFGCTRL (32)
∨ N apb_top_design	61	72	110	1
master_DUT (apb_ma	44	40	0	0
slave_DUT (apb_slave	17	32	0	0



## 4.4 implementation schematic

## implementation schematic




# 4.5 static-time analysis reports and utilization report

## Static time analysis

Setup		Hold		Pulse Width		
	Worst Negative Slack (WNS):	13.473 ns	Worst Hold Slack (WHS):	0.217 ns	Worst Pulse Width Slack (WPWS): 7.500 ns	
	Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns	
	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints: 0	
	Total Number of Endpoints:	35	Total Number of Endpoints:	35	Total Number of Endpoints: 36	
All user specified timing constraints are met.						


### Utilization report

Name 1	Slice LUTs (47200)	Slice Registers (94400)	Slice (1585 0)	LUT as Logic (47200)	LUT Flip Flop Pairs (47200)	Bonded IOB (300)	BUFGCTRL (32)
∨ N apb_top_design	61	72	24	61	23	110	1
master_DUT (apb_ma	44	40	20	44	7	0	0
■ slave_DUT (apb_slave	17	32	5	17	16	0	0



# 5. APB wrapper verification

## 5.1 UVM plan



# 5.2 verification plan

Label	Description	input stimulus		
1) reset sequence	verify the functionality of the reset signal and that the reset is:  1) the reset is sync with the clock  2) the reset is active low  3) the reset do reset function on the states and the outputs	directed (on for 1 clock cycle)		
2) main sequence	check for the behavour on all other data signals in the design as:  1)APB data signals which is between the master and slave interfaces are combinational and can be edited along the setup phase  2) the states are sequential.  3) next state generation is combinational and the next state calculation is right.  4) the master interface generate the APB signals according to its input and behave according to the states in a right way.  5) the slave interface generate the ready signal in the right time when it recieve the valid signal and read and write successfully.	random 1m times according to the following constraints:  1)rst_n: high 90%, low 10% 2)valid: high 90%, low 10% 3)address: "4000" 45%, "4001" 45%, other 10% 4)process: "load" 45%, "store" 45%, other 10% 5) data_size: "0" 30%, "1" 30%, "2" 30%		

## 5.3 UVM sequence\_item

```
/// Name: Abdelrahman Mohamed
/// Module-Name: apb_sequence_item
package apb_sequence_item_pkg;
   // Package imports
   import uvm_pkg::*;
    `include "uvm_macros.svh";
                                                          // Include UVM macros
   // Class definition
   class apb_sequence_item extends uvm_sequence_item;
       // Factory registration
       `uvm_object_utils(apb_sequence_item);
       // Parameters
                                                          // Width of the address bus
       parameter ADDR_WIDTH = 32;
       parameter DATA WIDTH = 32;
                                                          // Width of the data bus
       parameter STRB_WIDTH = DATA_WIDTH / 8;
                                                          // Byte strobe width
       // Internal signals
           rand logic [DATA_WIDTH-1:0] master_in;
                                                                   // Data read from slave
           rand logic [DATA_WIDTH-1:0] slave_in;
           rand logic [ADDR_WIDTH-1:0] address;
                                                                    // Address for the transaction
           logic [ADDR_WIDTH-1:0] master_out;
                                                             // APB address output
           logic [DATA_WIDTH-1:0] slave_out;
                                                               // Write data output for APB
           rand logic [6:0] process;
                                                                    // Process control signal
           rand logic [1:0] data_size;
                                                                   // Data size signal
           rand logic rst_n;
                                                                   // Reset (active low)
           rand logic valid;
                                                                    // Valid signal
           logic [DATA_WIDTH-1:0] PWDATA;
                                                                  // Write data for slave
           logic [STRB WIDTH-1:0] PSTRB;
                                                                  // Byte strobe signals
           logic [DATA_WIDTH-1:0] PRDATA;
           logic [ADDR_WIDTH-1:0] PADDR;
                                                                  // Address for the transaction
           logic [2:0] PPROT;
           logic PSEL1;
                                                                  // Peripheral select 1
           logic PSEL0;
                                                                   // Peripheral select 0
           logic PENABLE;
                                                                   // Enable signal
           logic PWRITE;
                                                                   // Write signal
           logic PREADY;
           bit clk;
```

```
// Convert the sequence item to a string for debugging
function string convert2string();
return $$formatf($ is master_in = 0hNoh, slave_in = 0hNoh, address = 0dNod, process = 00Nob, data_size = 00Nob, valid = 00Nob, rst_n = 00Nob, master_out = 0hNoh, slave_out = 0hNoh, process = 00Nob, valid = 00Nob, rst_n = 00Nob, rst_n = 00Nob, process = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, rst_n = 00Nob, process = 00Nob, valid = 00Nob, rst_n = 00Nob, rst
```

## 5.4 UVM sequencer

```
/// Name: Abdelrahman Mohamed
package apb_sequencer_pkg;
   // Package imports
   import uvm_pkg::*;
   import apb_sequence_item_pkg::*;
                                                       // Import APB sequence item package
   `include "uvm_macros.svh";
   // Class definition
   class apb_sequencer extends uvm_sequencer #(apb_sequence_item);
       // Factory registration
       `uvm_component_utils(apb_sequencer);
       // Constructor
       function new(string name = "apb_sequencer", uvm_component parent = null);
                                                        // Call parent constructor
           super.new(name, parent);
   endclass // apb_sequencer class
endpackage // apb_sequencer_pkg
```

## 5.5 UVM reset\_sequence

```
/// Name: Abdelrahman Mohamed
package apb_rst_sequence_pkg;
   import uvm_pkg::*;
                                                           // Import UVM package
   import apb_sequence_item_pkg::*;
                                                           // Import APB sequence item package
   `include "uvm_macros.svh";
                                                           // Include UVM macros
   // Class definition
   class apb_rst_sequence extends uvm_sequence #(apb_sequence_item);
       `uvm object utils(apb rst sequence);
       // Object declaration
       apb_sequence_item seq_item;
       function new(string name = "apb_rst_sequence");
           super.new(name);
       task body();
           seq_item = apb_sequence_item::type_id::create("seq_item"); // Create sequence item
                                                          // Start the sequence item
           start_item(seq_item);
           seq_item.rst_n = 0;
           finish item(seq item);
endpackage // apb_rst_sequence_pkg
```

## 5.6 UVM main\_sequence

```
/// Name: Abdelrahman Mohamed
/// Module-Name: apb main sequence
package apb main sequence pkg;
    import uvm_pkg::*;
    import apb sequence item pkg::*;
                                                              // Import APB sequence item package
    `include "uvm macros.svh";
                                                              // Include UVM macros
    // Class definition
    class apb_main_sequence extends uvm_sequence #(apb_sequence_item);
        // Factory registration
        `uvm_object_utils(apb_main_sequence);
        // Object declaration
        apb_sequence_item seq_item;
        function new(string name = "apb_main_sequence");
                                                              // Call parent constructor
            super.new(name);
        task body();
            repeat(1000000) begin
                seq_item = apb_sequence_item::type_id::create("seq_item"); // Create sequence_item
               seq_item = app_sequence_s
start_item(seq_item);
assert (seq_item.randomize());
                                                             // Start the sequence item
                finish_item(seq_item);
endpackage // apb_main_sequence_pkg
```

# 5.7 UVM coverage

```
package apb_coverage_pkg;
    import uvm_pkg::*;
    import apb_sequence_item_pkg::*;
                                                                    // Include UVM macros
     `include "uvm_macros.svh";
    class apb_coverge extends uvm_component;
         'uvm_component_utils(apb_coverge);
        apb_sequence_item seq_item;
        uvm_analysis_export #(apb_sequence_item) cov_exp; // Analysis export for coverage
uvm_tlm_analysis_fifo #(apb_sequence_item) cov_apb; // TLM analysis for APB
         // Covergroup declaration
        covergroup apb_coverage;
             valid: coverpoint seq_item.valid {
                bins valid = {1};
                                                                 // Valid signal is high
                 bins invalid = {0};
             rst_n: coverpoint seq_item.rst_n {
                bins reset = {0};
                 bins no_reset = {1};
             address: coverpoint seq_item.address {
                 bins slave_0 = {4000};
                                                                   // Address for slave 0
// Address for slave 1
// Other addresses
                  bins slave_1 = {4001};
                  bins others = default;
             process: coverpoint seq_item.process {
  bins load = {7'b0000011};
  bins store = {7'b0100011};
  bins others = default;
                                                                  // Load operation
// Store operation
             data_size: coverpoint seq_item.data_size {
                bins byte_ = {0};
                                                                  // Byte data size
                 bins half_word = {1};
                 bins word = {2};
                                                                   // Word data size
             cross valid, rst_n;
             cross address, process;
         endgroup // apb_coverage covergroup
```

```
// Constructor
       function new(string name = "apb_coverge", uvm_component parent = null);
           super.new(name, parent);
           apb_coverage = new();
                                                          // Initialize covergroup
       // Build phase
       function void build_phase(uvm_phase phase);
                                                          // Call parent build phase
           super.build_phase(phase);
           cov_exp = new("cov_exp", this);
           cov_apb = new("cov_apb", this);
       endfunction // build_phase function
       function void connect_phase(uvm_phase phase);
           super.connect_phase(phase);
                                                           // Call parent connect phase
           cov_exp.connect(cov_apb.analysis_export);
       endfunction // connect_phase function
       task run_phase(uvm_phase phase);
           super.run_phase(phase);
                                                          // Call parent run phase
           forever begin
               cov_apb.get(seq_item);
                                                           // Get sequence item from TLM analysis
                                                           // Sample the covergroup
               apb_coverage.sample();
       endtask // run_phase task
   endclass // apb_coverge class
endpackage // apb_coverage_pkg
```

## 5.8 UVM scoreboard

```
package apb_scoreboard_pkg;
   // Import required packages
   import uvm_pkg::*;
                                                             // APB sequence item definitions
// UVM macro definitions
   import apb_sequence_item_pkg::*;
    include "uvm_macros.svh";
    class apb_scoreboare extends uvm_scoreboard;
        'uvm_component_utils(apb_scoreboare);
       // Parameter definitions for APB interface properties
       parameter ADDR_WIDTH = 32;
       parameter DATA_WIDTH = 32;
        parameter STRB_WIDTH = DATA_WIDTH / 8;
       parameter IDLE_PHASE = 2'b00;
       parameter SETUP_PHASE = 2'b01;
       parameter ACCESS_PHASE = 2'b10;
       logic [ADOR_WIDTH-1:0] master_out_ref;  // Reference for master output
        logic [DATA_WIDTH-1:0] slave_out_ref;
        logic [DATA_WIDTH-1:0] PRDATA_ref;
                                                             // Reference for slave read data
        logic [ADDR_WIDTH-1:0] PADDR_ref;
       logic [DATA_WIDTH-1:0] PMDATA_ref;
logic [STRB_WIDTH-1:0] PSTRB_ref;
        logic [2:0] PPROT_ref;
        logic PSEL1_ref;
        logic PSEL0_ref;
        logic PENABLE_ref;
        logic PWRITE_ref;
        logic PREADY_ref;
        logic end_access;
        logic setup_rst_ideal;
                                                              // Signal to indicate reset during setup phase
        logic [1:0] current_state;
       logic [1:0] next_state;
       int right_count = 0;
                                                             // Count of mismatches detected
       int wrong_count = 0;
        apb_sequence_item seq_item;
        // TLM export declarations for analysis transactions
        uvm_analysis_export #(apb_sequence_item) sb_exp;
       uvm_tlm_analysis_fifo #(apb_sequence_item) sb_apb;
        function new(string name = "apb_scoreboare", uvm_component parent = null);
           super.new(name, parent);
        function void build_phase(uvm_phase phase);
           super.build_phase(phase);
           sb_exp = new("sb_exp", this);
sb_apb = new("sb_apb", this);
                                                           // Instantiate TLM FIFO for APB transactions
```

```
// Connect phase: Connect analysis export to TLM FIFO
function void connect phase(our_phase phase);
super.connect(d, upth.malysis_export);
// Connect export to the analysis FIFO's export
mediantion // Connect_phase(phase);
// Nur phase: Process incoming transactions and compare with golden reference
task run_phase(phase);
// Nur phase: Process incoming transactions and compare with golden reference
task run_phase(phase);
// Nur phase: Process incoming transactions and compare with golden reference
task run_phase(phase);
// Super.com_phase(phase);
// Super.com_phase(phase);
// Super.com_phase(phase);
// Super.com_phase(phase);
// Update polden reference based on received item

// Compare pold comput with the golden reference based on received item

// Compare pold comput with the golden reference signals

if (same_out_ref == seq_item.size.out) &s
(sales_out_ref == seq_item.size.out) &s
(sales_out_ref == seq_item.size.out) &s
(sales_out_ref == seq_item.plock) &s
(SAMON_pref == se
```

```
// Golden reference function: Update expected signal values based on transaction data
function void golden_ref(apb_sequence_item seq_item);
   if (!seq_item.rst_n) begin
       master_out_ref = 0;
       slave_out_ref = 0;
        if (current_state == SETUP_PHASE) begin
           setup_rst_ideal = 1;
       current_state = IDLE_PHASE;
    else begin
       case (current_state)
           IDLE_PHASE: begin
                                              // Process idle phase behavior
               ideal_phase();
                if (seq_item.process == (7'b0000011) || seq_item.process == (7'b0100011)) begin
                   current_state = SETUP_PHASE; // Transition to SETUP phase for valid operations
               end else begin
                   current_state = IDLE_PHASE; // Remain in IDLE state
               end
           SETUP_PHASE: begin
                                              // Process setup phase behavior
               setup_phase();
               current_state = ACCESS_PHASE; // Transition to ACCESS phase
           ACCESS PHASE: begin
                access_phase();
                                              // Process access phase behavior
               if (PREADY_ref && (seq_item.process == (7'b0000011) || seq_item.process == (7'b0100011))) begin
                   current_state = SETUP_PHASE; // Transition to SETUP phase when ready
                   end_access = 1;
                end else if (PREADY_ref && (seq_item.process != (7'b0000011) || seq_item.process != (7'b0100011))) begin
                   current_state = IDLE_PHASE; // Transition back to IDLE state when ready
                   end_access = 1;
                end else begin
                   current_state = ACCESS_PHASE; // Remain in ACCESS phase
           default: current_state = IDLE_PHASE; // Default to IDLE state
       endcase
   end
```

```
case (current state)
   IDLE_PHASE: begin
      ideal_phase();
   SETUP_PHASE: begin
                                          // Call setup phase function
     setup_phase();
   ACCESS_PHASE: begin
       access_phase();
   default: begin
PADOR_ref = 0;
       PWDATA_ref = 0;
       PSTRB_ref = 0;
       PPROT_ref = 0;
       PSEL1_ref = 0;
       PSEL0_ref = 0;
       PENABLE_ref = 0;
       PWRITE_ref = 0;
                                          // Clear write control signal
endcase
```

```
function ideal_phase;
    if (setup_rst_ideal) begin
        {8(PSTRB_ref[1]}},
{8{PSTRB_ref[0]}}}; // Update slave output for write transactions
        if (end_access && !PMRITE_ref) begin
    master_out_ref = seq_item.PRDATA; // Capture read data for read transactions
        end_access = 0;
        PADOR_ref = seq_item.address; // Assign transaction address
PENABLE ref = 0: // Deassert enable signal
        PENABLE_ref = 0;
PPROT_ref = 3'b000;
         PPNOI_ref = 3'b000;  // Set protection bits to default level
PNOATA_ref = seq_item.master_in;  // Assign write data from sequence item
PREADY_ref = 0;  // Clear parties
        PREADY_ref = 0; //
// Select peripheral based on address value
         if (seq_item.address == 4000) begin
             PSEL1_ref = 0;
PSEL0_ref = 1;
         end else if (seq_item.address == 4001) begin
             PSEL1_ref = 1;
PSEL0_ref = 0;
             PSEL0_ref = 0;
        PWRITE_ref = 1;
             case (seq_item.data_size)
                  2'b00:
                      PSTRB_ref = (4'b0001 << seq_item.address[1:0]);
                  2'b01:
                      PSTRB_ref = (4'b0011 << {seq_item.address[1],1'b0});
                  PSTRB_ref = 4'b1111;
default: PSTRB_ref = 4'b1111;
        setup_rst_ideal = 0;
    end access = 0:
                                                     // Deassert peripheral select 0
// Deassert peripheral select 1
// Deassert enable signal
    PSEL0_ref = 0;
   PSEL1_ref = 0;
PENABLE_ref = 0;
                                                     // Clear ready signal
// Clear read data reference
    PREADY_ref = 0;
    PRDATA_ref = 0;
```

```
// Setup phase function: Prepare transaction signals before data access
function setup_phase;
    if (end_access && PWRITE_ref) begin
        slave_out_ref = PWDATA_ref & {{8{PSTRB_ref[3]}},
                                       {8{PSTRB_ref[2]}},
                                       {8{PSTRB_ref[1]}},
{8{PSTRB_ref[0]}}}; // Process write data update
    if (end_access && !PWRITE_ref) begin
       master_out_ref = seq_item.PRDATA; // Capture read data from sequence item
    end access = 0;
   // Set up transaction signals based on the current sequence item

PADDR_ref = seq_item.address; // Set the target address

PENABLE_ref = 0; // Ensure enable is deasserted during setup.
    PPROT ref = 3'b000;
    PWDATA_ref = seq_item.master_in;
    PREADY_ref = 0;
    if (seq_item.address == 4000) begin
        PSEL1_ref = 0;
        PSEL0_ref = 1;
    end else if (seq_item.address == 4001) begin
        PSEL1_ref = 1;
        PSEL0_ref = 0;
    end else begin
PSEL1_ref = 0;
        PSEL0_ref = 0;
    if (seq_item.process == 7'b0000011) begin // Read operation
        PWRITE_ref = 0;
        PSTRB_ref = 4'b0000;
    end else if (seq_item.process == 7'b0100011) begin // Write operation
        PWRITE_ref = 1;
        case (seq_item.data_size)
            2'b00:
                PSTRB_ref = (4'b0001 << seq_item.address[1:0]);
             2'b01:
                PSTRB_ref = (4'b0011 << {seq_item.address[1],1'b0});
             2'b10:
                PSTRB_ref = 4'b1111;
            default: PSTRB_ref = 4'b1111;
```

### 5.9 UVM driver

```
package apb_driver;
   import uvm_pkg::*;
                                                    // Import UVM package
   import apb_sequence_item_pkg::*;
   import apb_config_obj::*;
    include "uvm_macros.svh";
                                                    // Include UVM macros
   // Class definition
   class apb_driver extends uvm_driver #(apb_sequence_item);
       'uvm_component_utils(apb_driver);
       // Virtual interface declaration
       virtual apb_int apb_driver_vif;
       apb_sequence_item seq_item;
       function new(string name = "apb_driver", uvm_component parent = null);
          super.new(name, parent);
       // Build phase
       function void build_phase(uvm_phase phase);
          super.build_phase(phase);
       task run_phase(uvm_phase phase);
          super.run_phase(phase);
                                                    // Call parent run phase
          forever begin
              seq_item = apb_sequence_item::type_id::create("seq_item", this);
             // Start requesting items
              seq_item_port.get_next_item(seq_item);
              // Assign sequence item values to the virtual interface
             apb_driver_vif.master_in = seq_item.master_in; // Assign master input data
              apb_driver_vif.slave_in = seq_item.slave_in; // Assign slave input data
             @(negedge apb_driver_vif.clk);
              seq_item_port.item_done();
              // Log the stimulus details
              `uvm_info("run_phase", seq_item.convert2string_stimulus(), UVM_MEDIUM);
   endclass // apb_driver class
endpackage // apb_driver package
```

## 5.10 UVM monitor

```
/// Name: Abdelrahman Mohamed
/// Module-Name: apb_monitor
package apb_monitor_pkg;
   // Package imports
    import uvm_pkg::*;
                                                           // Import APB sequence item package
    import apb sequence item pkg::*;
    `include "uvm_macros.svh";
                                                           // Include UVM macros
    // Class definition
    class apb_monitor extends uvm_monitor;
        'uvm component utils(apb monitor)
       // Virtual interface declaration
       virtual apb_int apb_monitor_vif;
                                                          // Virtual interface for APB signals
       // Object declaration
       apb_sequence_item seq_item;
                                                           // Sequence item object
       // TLM analysis port declaration
       uvm_analysis_port #(apb_sequence_item) mon_p; // Analysis port for broadcasting sequence items
       function new(string name = "apb_monitor", uvm_component parent = null);
           super.new(name, parent);
                                                          // Call parent constructor
        // Build phase
       function void build_phase(uvm_phase phase);
                                                           // Call parent build phase
           super.build_phase(phase);
                                                           // Create analysis port
           mon_p = new("mon_p", this);
        endfunction // build_phase function
        task run_phase(uvm_phase phase);
           super.run_phase(phase);
```

```
forever begin
               // Object creation
               seq_item = apb_sequence_item::type_id::create("seq_item", this);
               // Assigning the value of the interface to the sequence item object
               @(negedge apb_monitor_vif.clk);
               seq_item.master_in = apb_monitor_vif.master_in; // Capture master input data
               seq_item.slave_in = apb_monitor_vif.slave_in;
               seq_item.address = apb_monitor_vif.address;
               seq item.master_out = apb_monitor_vif.master_out; // Capture master output data
               seq item.slave_out = apb_monitor_vif.slave_out; // Capture slave output data
               seq_item.process = apb_monitor_vif.process;
                                                                 // Capture process control signal
               seq_item.data_size = apb_monitor_vif.data_size;
                                                                 // Capture data size
               seq_item.rst_n = apb_monitor_vif.rst_n;
               seq_item.valid = apb_monitor_vif.valid;
                                                                 // Capture valid signal
               seq_item.PWDATA = apb_monitor_vif.PWDATA;
               seq_item.PSTRB = apb_monitor_vif.PSTRB;
               seq_item.PRDATA = apb_monitor_vif.PRDATA;
               seq_item.PADDR = apb_monitor_vif.PADDR;
                                                                 // Capture address for the transaction
               seq_item.PPROT = apb_monitor_vif.PPROT;
               seq_item.PSEL1 = apb_monitor_vif.PSEL1;
                                                                 // Capture peripheral select 1
               seq_item.PSEL0 = apb_monitor_vif.PSEL0;
                                                                 // Capture peripheral select 0
               seq_item.PENABLE = apb_monitor_vif.PENABLE;
               seq_item.PWRITE = apb_monitor_vif.PWRITE;
                                                                 // Capture write signal
               seq_item.PREADY = apb_monitor_vif.PREADY;
                                                                 // Capture ready signal from slave
               seq_item.clk = apb_monitor_vif.clk;
               // Broadcasting the sequence item object
               mon_p.write(seq_item);
                                                                 // Write sequence item to analysis port
                `uvm_info("run_phase", seq_item.convert2string(), UVM_MEDIUM); // Log sequence item details
       endtask // run phase function
   endclass // apb_monitor class
endpackage // apb_monitor_pkg
```

## 5.11 UVM agent

```
package apb_agent_pkg;
    import uvm_pkg::*;
    import apb_sequencer_pkg::*;
    import apb_monitor_pkg::*;
    import apb_driver::*;
    import apb_config_obj::*;
    import apb_sequence_item_pkg::*;
                                                                 // Import APB sequence item package
// Include UVM macros
    class apb_agent extends uvm_agent;
         uvm_component_utils(apb_agent);
        apb_driver driver;
        apb_sequencer sequencer;
         apb_monitor monitor;
        apb_config_obj apb_config_obj_agent;
        // Analysis port declaration
        uvm_analysis_port #(apb_sequence_item) agent_p; // Analysis port for broadcasting sequence items
        function new(string name = "apb_agent", uvm_component parent = null);
             super.new(name, parent);
         // Build phase
        function void build_phase(uvm_phase phase);
                                                                 // Call parent build phase
             super.build_phase(phase);
             agent_p = new("agent_p", this);
            driver = apb_driver::type_id::create("driver", this); // Create APB driver
            monitor = apb_monitor::type_id::create("monitor", this); // Create APB monitor
sequencer = apb_sequencer::type_id::create("sequencer", this); // Create APB sequencer
apb_config_obj_agent = apb_config_obj::type_id::create("apb_config_obj_agent", this); // Create configuration object
            uvm_config_db#(apb_config_obj)::get(this, "", "interface_test", apb_config_obj_agent);
         function void connect_phase(uvm_phase phase);
             super.connect_phase(phase);
             driver.seq_item_port.connect(sequencer.seq_item_export); // Connect driver to sequencer
             driver.apb_driver_vif = apb_config_obj_agent.apb_config_vif; // Connect driver to virtual interface
             monitor.apb_monitor_vif = apb_config_obj_agent.apb_config_vif; // Connect monitor to virtual interface
             monitor.mon_p.connect(agent_p);
                                                                 // Connect monitor analysis port to agent analysis port
endpackage // apb_agent package
```

## 5.12 UVM environment

```
/// Name: Abdelrahman Mohamed
/// Module-Name: apb_env
package apb_env;
    import uvm_pkg::*;
    import apb_agent_pkg::*;
                                                           // Import APB scoreboard package
    import apb_scoreboard_pkg::*;
    import apb_coverage_pkg::*;
    `include "uvm_macros.svh";
                                                           // Include UVM macros
    // Class definition
    class apb_env extends uvm_env;
        `uvm_component_utils(apb_env);
        // Object declarations
       apb_agent agent;
                                                           // APB coverage
        apb_coverge cov;
        function new(string name = "apb_env", uvm_component parent = null);
           super.new(name, parent);
        // Build phase
        function void build_phase(uvm_phase phase);
           super.build_phase(phase);
                                                           // Call parent build phase
           // Create objects
           agent = apb_agent::type_id::create("agent", this); // Create APB agent
           sb = apb_scoreboare::type_id::create("sb", this); // Create APB scoreboard
           cov = apb_coverge::type_id::create("cov", this); // Create APB coverage
        endfunction // build_phase function
        // Connect phase
        function void connect_phase(uvm_phase phase);
           super.connect_phase(phase);
           agent.agent_p.connect(sb.sb_exp);
                                                          // Connect agent analysis port to coverage export
           agent.agent_p.connect(cov.cov_exp);
endpackage // apb_env package
```

### 5.13 UVM test

```
package apb_test_pkg;
   // Package imports
   import uvm_pkg::*;
   import apb_env::*;
   import apb_config_obj::*;
   import apb_main_sequence_pkg::*;
                                                       // Import APB reset sequence package
   import apb_rst_sequence_pkg::*;
   include "uvm macros.svh";
   // Class definition
   class apb_test extends uvm_test;
       'uvm_component_utils(apb_test);
       apb_config_obj apb_config_obj_test;
                                                       // APB configuration object
       apb_main_sequence main_sequence;
       apb_rst_sequence reset_sequence;
       function new(string name = "apb_test", uvm_component parent = null);
           super.new(name, parent);
                                                       // Call parent constructor
       // Build phase
       function void build_phase(uvm_phase phase);
           super.build_phase(phase);
                                                       // Call parent build phase
           env = apb_env::type_id::create("env", this);  // Create APB environment
           main_sequence = apb_main_sequence::type_id::create("main_sequence"); // Create main sequence
           reset_sequence = apb_rst_sequence::type_id::create("reset_sequence"); // Create reset sequence
           apb_config_obj_test = apb_config_obj::type_id::create("apb_config_obj_test", this); // Create configuration object
           // Get the interface from the top
           uvm_config_db#(virtual apb_int)::get(this, "", "interface", apb_config_obj_test.apb_config_vif);
           // Set the configuration object
          uvm_config_db#(apb_config_obj)::set(this, "*", "interface_test", apb_config_obj_test);
       task run_phase(uvm_phase phase);
          super.run_phase(phase);
          phase.raise_objection(this);
           `uvm_info("run_phase", "Finish first test", UVM_MEDIUM);
           main_sequence.start(env.agent.sequencer);
                                                       // Start main sequence driving
           'uvm_info("run_phase", "Finish second test", UVM_MEDIUM);
           phase.drop_objection(this);
endpackage // apb_test_pkg
```

## 5.14 UVM config object

```
/// Name: Abdelrahman Mohamed
package apb_config_obj;
   import uvm_pkg::*;
    `include "uvm_macros.svh";
                                                           // Include UVM macros
    class apb_config_obj extends uvm_object;
       // Factory registration
        `uvm_object_utils(apb_config_obj);
       // Virtual interface declaration
                                                           // Virtual interface for APB signals
       virtual apb int apb config vif;
       // Constructor
        function new(string name = "apb_config_obj");
           super.new(name);
                                                            // Call parent constructor
    endclass // apb_config_obj class
endpackage // apb_config_obj package
```


### 5.15 APB interface


```
/// Name: Abdelrahman Mohamed
interface apb int (clk);
   // Parameters
                                                            // Width of the address bus
    parameter ADDR WIDTH = 32;
   parameter DATA_WIDTH = 32;
                                                           // Width of the data bus
   parameter STRB_WIDTH = DATA_WIDTH / 8;
                                                            // Byte strobe width
    input bit clk;
                                                            // Clock signal
    logic [DATA_WIDTH-1:0] master_in;
                                                            // Data read from slave
    logic [DATA WIDTH-1:0] slave in;
                                                            // Data to be written to slave
    logic [ADDR WIDTH-1:0] address;
                                                            // Address for the transaction
    logic [ADDR_WIDTH-1:0] master_out;
                                                            // APB address output
    logic [DATA_WIDTH-1:0] slave_out;
                                                            // Write data output for APB
    logic [DATA WIDTH-1:0] PRDATA;
                                                            // Data read from slave
    logic [ADDR WIDTH-1:0] PADDR;
                                                            // Address for the transaction
    logic [DATA_WIDTH-1:0] PWDATA;
                                                            // Write data for slave
    logic [STRB WIDTH-1:0] PSTRB;
                                                            // Byte strobe signals
    logic [6:0] process;
                                                            // Process control signal
    logic [2:0] PPROT;
                                                            // Protection bits
   logic [1:0] data_size;
   logic rst n;
                                                            // Valid signal
   logic valid;
   logic PSEL1;
                                                            // Peripheral select 1
   logic PSEL0;
    logic PENABLE;
    logic PWRITE:
                                                            // Write signal
    logic PREADY;
endinterface // apb int
```

## 5.16 APB top

```
/// Name: Abdelrahman Mohamed
import uvm_pkg::*;
import apb_test_pkg::*;
`include "uvm_macros.svh";
module apb_top ();
   // Internal signals
    initial begin
                                                          // Initialize clock to 0
       forever begin
           #20;
           clk = \sim clk;
   apb_int apbint(clk);
                                                         // Interface module
   apb_top_design apb_top_design(apbint);
    initial begin
       uvm_config_db#(virtual apb_int)::set(null, "*", "interface", apbint); // Set virtual interface
       run_test("apb_test");
endmodule
```

## 5.17 simulation result





```
UNN_INFO app_monitor.sv(72) % 40000040: uvm_test_top.env.agent.monitor [run_phase] master_in = 0h59528c6, slave_in = 0h59258c14, address = 0d4001, process = 0b11, data_sire = 0b10, valid = 0b1, rst_n = 0b1, master_out = 0h59258c14, slave_out = 0h
```

Golden reference matches the DUT output, right\_count = 1000001, wrong\_count = 0, time = 40000040

```
# ** Report counts by severity
# UVM_INFO :3000010
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 1
# [run phase] 3000005
```

As we can see all cases were right cases

# 5.18 coverage result

	100.00%		,
TYPE apb_coverage	100.00%	100	100.00
<u>→</u> _ CVP apb_coverage::valid	100.00%	100	100.00
<u>→</u> _ CVP apb_coverage::rst_n	100.00%	100	100.00
<u>→</u> _ CVP apb_coverage::address	100.00%	100	100.00
<u>→</u> - CVP apb_coverage::process	100.00%	100	100.00
<u>→</u> _ CVP apb_coverage::data_size	100.00%	100	100.00
<u>→</u> CROSS apb_coverage::{#cross0#}	100.00%	100	100.00
<u>+</u> - <u>✓</u> CROSS apb_coverage::{#cross1#}	100.00%	100	100.00
			_

### As we can see also 100% functional coverage

Toggle Coverage:  Enabled Coverage	 Bins	 Hits	====== Misses	 Coverage
	 PTII2			
Toggles	554	554	0	100%
Branch Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	30	30	9	100%
Condition Coverage:				
Enabled Coverage	Bins	Covered	Misses	Coverage
Conditions	13	13	0	100.00%
FSM Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
FSM States	3	3	9	100.00%
FSM Transitions	5	5	0	100.00%

As we can see also 100% code coverage

# 6. References

AMBA® APB Protocol Version: 2.0 From ARM