




# CRC Block

Sponsored by: Si-Vision

## Contents

1- Block diagram. ....	3
2- I/O ports description. ....	3
Input ports: .....	3
Output ports: .....	3
3- Timing diagram.....	4
4- Block implementation .....	4
5- simulation results .....	5
1. Device size = 4 (x4) , burst length = 8 (BL8).....	5
2. Device size = 4 (x4) , burst length = 16 (BL16) .....	6
3. Device size = 8 (x8) , burst length = 16 (BL16) .....	7
4. Device size = 16 (x16) , burst length = 16 (BL16) .....	8

## 1- Block diagram.



## 2- I/O ports description.

Port	Type	Size	From	To
i_clock	Input	1 bit	System	CRC
i_reset	Input	1 bit	System	CRC
CRC_in_data	Input	8* (N/4) bits	Write_data	CRC
CRC_en	Input	1 bit	Write_data	CRC
CRC_code	Output	8* (N/4) bits	CRC	Write_data

N : parameter indicate the device size (X4, X8, X16)


### Input ports:

- **i\_clock**: clock signal.
- **i\_reset**: active low asynchronous reset.
- **CRC\_en**: input enable signal to enable the block comes from write data block
- **CRC\_in\_data**: input data bus from write data block that required to generate crc bits for it.

### Output ports:

- **CRC\_code**: output bus that carry crc bits to write block.

### 3- Timing diagram.



### 4- Block implementation

- this block responsible for generating CRC bits to protect the required data
- The block consists of
  - shift register (64 bit) to store input data
  - 8 xor gates to take input data and generate the correct CRC bits (CRC\_code(7:0))
- For each clock cycle the data will be stored in data\_register.
- After 8 clock cycles the data will be ready to calculate the CRC from it.
- At the 9<sup>th</sup> clock cycle the CRC code will be ready to be fetched (8bits CRC for 64bits of data).
- This block will be duplicated according to the device size.


## 5- simulation results

### 1. Device size = 4 (x4) , burst length = 8 (BL8)

CRC\_in\_data = 64'b b1111\_1111\_b1111\_1111\_b1111\_1111\_b1111\_1111\_  
0111\_0110\_0101\_0100\_0011\_0010\_0001\_0000

The correct CRC\_code should be = 8'b 0110\_0011

The simulation result:




## 2. Device size = 4 (x4) , burst length = 16 (BL16)

CRC\_in\_data = 64'b 1010\_1011\_1100\_1101\_1110\_1111\_1001\_1000  
0111\_0110\_0101\_0100\_0011\_0010\_0001\_0000

The correct CRC\_code should be = 8'b 0001\_0100

The simulation result:




### 3. Device size = 8 (x8) , burst length = 16 (BL16)

CRC\_in\_data = 128'b 1010\_1011\_1001\_1000\_ 1100\_1101\_0111\_0110  
1110\_1111\_0101\_0100\_ 1010\_1011\_0011\_0010  
1100\_1101\_0001\_0000\_ 1110\_1111\_1001\_1000  
0111\_0110\_0101\_0100\_ 0011\_0010\_0001\_0000

The correct CRC\_code should be = 16'b 0001\_0001\_1000\_0010

The simulation result:



#### 4. Device size = 16 (x16), burst length = 16 (BL16)

The correct CRC\_code should be = 32'b 0110\_0101\_0110\_0101  
0110\_0101\_0110\_0101

The simulation result:

