



Write operation flow

Sponsored by: Si-Vision

Contents

The subsystem point of view	3
The Write operation flow.....	4
Case (1): Matched System	4
a. Matched System “without timing”	4
Write operation from MC to PHY:	4
Write operation from PHY to DRAM:.....	4
b. Matched System “with timing”	5
Write operation from MC to PHY:	5
Write operation from PHY to DRAM:.....	6
Case (2): Frequency Ratio System.....	7
Timing Parameters	8
1.Memory Controller to PHY.....	8
2. PHY delay	8
CRC FLOW	9
Case (1): CRC is generated by MC.....	9
Case (2): CRC is generated by PHY	10
Whole operation from MC to DRAM	11

The subsystem point of view

Figure 21 shows the signals between MC, PHY, and DRAM related to write operation.




Figure 1 Subsystem

Signal mapping:

- 1- Dfi_address -> CA [13:0].
- 2- Dfi_cs_n -> CS.
- 3- Dfi_wrddata -> DQ.
- 4- Dfi_wrddata_mask -> DM.
- 5- Dfi_alrt -> ALERT_n.
- 6- Dfi_reset_n -> RESET_n.

The Write operation flow

Case (1): Matched System

- Write data enable, write data and dfi command has only single phase.
- Write data enable indicates to PHY that write data will be transmitted in t_{PHY_wrdata} DFI PHY clock cycles.
- Number of cycles Write data enable is activated defines the data burst sent.
- The DFI write data bus width is generally twice the width of the DRAM data bus.

a. Matched System “without timing”

Write operation from MC to PHY:

1. Memory Controller sends the Activate command on the dfi_address bus.
2. Memory Controller sends the chip select signal to encode the Activate command.
3. Memory Controller sends the Write command on the dfi_address bus.
4. Memory Controller sends the chip select signal to encode the Write command.
5. Memory Controller sends the write data enable after sending the write command with certain delay.
6. Memory Controller Sends the write data.
7. Memory Controller disables the write data enable signal, so the PHY stops sending data.

Write operation from PHY to DRAM:

1. PHY sends the chip select signal to DRAM.
2. PHY sends the Activate command on CA[13:0] to DRAM.
3. PHY sends the chip select signal to DRAM.
4. PHY sends the Write command on CA[13:0] to DRAM.
5. PHY sends the DQS before the DQ with Pre-amble time (t_{WPRE}).
6. PHY sends the data to the DRAM.
7. DQS is de asserted after its last valid data is transferred with post-amble time (t_{WPST}).

b. Matched System “with timing”

Write operation from MC to PHY:

1. Memory Controller sends the Activate command on the dfi_address bus.
2. After time called ($t_{PHY_wrcslat}$) from sending command: MC sends the activate signal to sample the command.
3. Memory Controller sends the Activate command on the dfi_address bus.
4. After time called ($t_{PHY_wrcslat}$) from sending command: MC sends the activate signal to sample the command.
5. After time called (t_{PHY_wrlat}) from sending command: MC sends the wr_data_en to allow the PHY to send the data.
6. After time called (t_{PHY_wrdata}) from sending command: MC sends the write_data.




Figure 2:BL8_first_Command_interrupted

Write operation from PHY to DRAM:

1. chip select signal reaches the DRAM.
2. At the first rising edge after activating the chip select, the Activate command is sampled.
3. chip select signal reaches the DRAM.
4. At the first rising edge after activating the chip select, the Write command is sampled.
5. Data reached DRAM after time called write latency.
6. DQS reaches DRAM before the Data with Pre-amble time (tWPRE).
7. DQS is de asserted after its last valid data is transferred with post-amble time (tWPST).




Figure 3: Write Flow in DDR5

Case (2): Frequency Ratio System

- Write data enable, write data and dfi command is duplicated into phases according to the frequency ratio.
- Write data enable indicates to PHY that write data will be transmitted in t_{PHY_wrdata} DFI PHY clock cycles.
- Number of cycles Write data enable is activated defines the data burst sent.
- DFI write data bus width is proportional to the frequency ratio to allow all of the write data that the memory requires to be sent in a single DFI clock cycle.

Timing Parameters

1. Memory Controller to PHY

Timing Parameter	Defined by	Function
TPHY_wrcslat	PHY	○ Defines the number of clock cycles final rising edge of command and its chip select.
TPHY_wrlat	PHY	○ Defines the number of clock cycles between write command and write data enable.
TPHY_wrdata	PHY	○ Defines the number of clock cycles between write data enable signal and write data to be driven on write data signal.
TPHY_wrcsgap	PHY	○ Specify additional delay between consecutive commands that target different chips.
TCMD_Lat	MC	○ Defines the number of cycles between dfi_chip select and command on the MC clock.

2. PHY delay

Timing Parameter	Defined by	Function
Tctrl_delay	Implementation Specific	○ Defines the delay when the PHY receives the signals and exiting signals

CRC FLOW

- CRC can be generated by MC or PHY “default MC”
- PHY defines the value of PHY `crc_mode` and according to this value CRC is handled
 1. PHY `crc_mode` = 0 → CRC generation is handled in the MC
 2. PHY `crc_mode` = 1 → CRC generation is handled in the PHY

Case (1): CRC is generated by MC

- MC Sends the CRC Code in the last 2 bits after sending the data.
- MC extends the write data enable to accommodate the data and its CRC Code.




Figure 4: Write Operation Frequency Ratio System

Case (2): CRC is generated by PHY

- PHY is responsible for adding CRC Code after each data.
- MC will not adjust the write data enable to accommodate the CRC as it is not responsible for generating or adding the CRC Code after the data.
- PHY will determine both the burst length and when to generate and add the CRC Code from the width of the write data enable signal.
- When the data enable is not activated PHY will interpret this as to generate and put the CRC Code just for the received burst of data.
- In the case of BC, MC suddenly stops the burst at certain value, so PHY will extend the received BC to its known burst length by ones (1's) then generate the CRC Code for the whole burst.




Figure 5: Frequency Ratio including CRC

The diagram illustrates the timing for a DFI write command and data transfer across three interfaces: MC, PHY, and DRAM Interface.

MC (Memory Controller):

- DFI clock:** A periodic clock signal.
- dfi_address_p0:** Address 0 (WR_1).
- dfi_address_p1:** Address 1 (WR_2).
- dfi_cs_p0:** Chip select signal for address 0.
- dfi_cs_p1:** Chip select signal for address 1.
- dfi_wrd_data_p0:** Data bus for address 0, showing data D0, D2, D4, D6, and CRC.
- dfi_wrd_data_p1:** Data bus for address 1, showing data D1, D3, D5, and D7.
- dfi_wrd_data_en_p0:** Data enable signal for address 0.
- dfi_wrd_data_en_p1:** Data enable signal for address 1.

PHY (Physical Layer):

- DFI PHY clock:** A periodic clock signal.
- DFI command:** A command signal (WR_1, WR_2).
- DFI_CS:** Chip select signal.
- dfi_wrd_data:** Data bus, showing data D0, D1, D2, D3, D4, D5, D6, D7, and CRC.
- dfi_wrd_data_en:** Data enable signal.
- Timing parameters:**
 - $t_{phy_wrd_data} = 0x4$ (Data transfer time).
 - $t_{nhv_wrd_lat} = 0x4$ (Non-high voltage write latency).
 - t_{WPST} (Write Precedence Setup Time).

DRAM Interface:

- clock:** A periodic clock signal.
- CA[13:0]:** Command Address bus, showing WR.
- CS_n:** Chip select signal.
- DQ:** Data bus, showing data D0, D1, D2, D3, D4, D5, D6, D7, and CRC.
- DQS:** Data Strobe signal.
- Timing parameters:**
 - t_{ctrl_delay} (Control delay).
 - CWL (Command Word Latency).
 - t_{WPST} (Write Precedence Setup Time).

Figure 6: Whole Write Flow




Figure 7:BC8_CRC Generated From MC




Figure 8:BL16_CRC_Generated from MC




Figure 9:BL8 CRC Generated From PHY