

# Vivado FPGA-PS Project Steps

Jason Losh, revised September 18, 2023

This document provides steps for making a Xilinx FPGA Processing Subsystem (PS) project in Vivado. These steps can be used to build the gpio example. For other projects, change references to gpio, gpio\_system\_top, ports, and interrupts as needed.

## Connect the Xilinx XUP Blackboard

1. Connect a USB A to USB microB cable from the PC to the PROG/UART jack.
2. Connect a high current USB microB power supply to EXTP jack. Make sure the jumper selects the EXTP power source.

## Create Project

3. Open Vivado
4. Select Quick Start > Create Project, Click Next
5. Name your project, Enter the location for the project (gpio), Click Next
6. Select RTL Project, Check Do not specify sources at this time, Click Next
7. Search for and select part: xc7z007sclg400-1, Click Next
8. Click Finish

## Add Constraints File to Project

9. Select Project Manager > Add Sources, Select Add or create constraints
10. Click +, Create File..., File name: blackboard.xdc, Click OK, Click Finish  
(file will be at <full\_project\_path>/<gpio.srscs>/constrs\_1/new)
11. Add the constraints to the constraints file (provided blackboard.xdc is an example)

## Create PS Block Design

12. Select IP Integrator > Create Block Design, Design Name: system, Click OK
13. Block Design > Diagram > Press +, Select Zynq 7 Processing System
14. Copy BlackBoard\_ps\_presets.tcl to <full\_project\_path>/<gpio.srscs>/sources\_1
15. Double click on Zynq 7 Processing System, Preset, Apply Configuration, and add file above, Click OK
16. Block Design > Diagram > Run Block Automation to add the PS DDR and fixed I/O
17. Block Design > Diagram > Press +, Select Processor System Reset
18. Block Design > Diagram > Run Connection Automation (connects clock and reset)

## Create Your Custom IP

19. Tools > Create and Package New IP, Next
20. Select Create AXI4 Peripheral, Next
21. Enter Peripheral Details: Name: gpio, Display name: gpio, Description GPIO, Next
22. Enter Interfaces: Name: AXI Interface Type: Lite, Data Width (bits): 32, Number of Registers: 8, Next
23. Select Add IP to the repository, click Finish
24. Goto IP catalog, Search for gpio, Open gpio\_v1.0, Right click, Open in IP Packager

25. Add ports to the wrapper and call the implementation module  
 Design Sources > Open gpio\_v1\_0.v wrapper  
 Add this port: input [31:0] gpio\_data\_in,  
 Add this port: output [31:0] gpio\_data\_out,  
 Add this port: output [31:0] gpio\_data\_oe,  
 Add to gpio\_v1\_0\_AXI instantiation: .gpio\_data\_in(gpio\_data\_in)  
 Add to gpio\_v1\_0\_AXI instantiation: .gpio\_data\_out(gpio\_data\_out)  
 Add to gpio\_v1\_0\_AXI instantiation: .gpio\_data\_oe(gpio\_data\_oe)  
 Remove from gpio\_v1\_0\_AXI instantiation: parameter C\_AXI\_DATA\_WIDTH = 32,  
 (these ports will connect to gpio\_system\_top where they will be routed  
 to pins on the SoC device)
26. Add ports to module implementing the AXI4-lite device and the IP functionality  
 Design Sources > Open gpio\_v\_1\_0\_AXI.v  
 Add this port: input [31:0] gpio\_data\_in,  
 Add this port: output [31:0] gpio\_data\_out,  
 Add this port: output [31:0] gpio\_data\_oe,  
 (these ports will connect to the wrapper)
27. Add the user logic in gpio\_v\_1\_0\_AXI.v  
 (for the gpio project, it is suggested that you completely replace this file with the version  
 from class which added the GPIO implementation and refactors the AXI register code)
28. Package IP > File Groups > Merge changes from File Groups Wizard
29. Package IP > Ports and Interfaces > Merge changes from Ports and Interfaces Wizard
30. Package IP > Addressing and Memory, Set Base Address (0 for gpio)
31. Package IP > Review and Package > Click Re-Package IP to close the IP module project
32. Select Project Manager > Synthesis > Run Synthesis  
 (this step verifies that at least syntactically, this IP module is OK)

### Use the Custom IP Block in Your Project

33. IP Integrator > Open Block Design > Click +, Search for gpio, Select gpio\_v1.0,
34. Run Connection Automation (adds AXI Interconnect, connects AXI bus, reset, clock)
35. IP Integrator > Open Block Design > Click +, Search for concat, Select concat,  
 Double-click on concat, expand to 3 input ports
36. Right click on gpio module > IRQ port, Make Connection, connect to In2 of concat
37. Right click on concat > dout port, Make Connection, connect to IRQ\_F2P
38. Verify Address is 0x43C0 0000 in Block Design > Address Editor
39. Block Design > Diagram, Right-click on gpio\_data\_out, gpio\_data\_in, and gpio\_data\_oe  
 ports, Make external, to export (remove the \_0 suffices on the labels)
40. Block Design > Diagram, Click Validate Design button
41. IP Integrator > Generate Block Design, Click Generate button
42. Sources > Design Sources, Select system.bd, Create HDL wrapper

### Add a Top Level Module

43. Select Project Manager > Add Sources, Select Add or create design sources
44. Click +, Create File..., File type: SystemVerilog, File name: *gpio\_system\_top*.sv,  
 Click OK, Click Finish  
 (file will be at <full\_project\_path>/<project\_name>.srcs/sources\_1/new)
45. Add ports to the source file for the blackboard.xdc file and the passthrough ports from  
 the system wrapper.

46. Instantiate the system wrapper as system and connect the ports from gpio\_system\_top to system.

### Run Synthesis and Implementation

47. Select Project Manager > Synthesis > Run Synthesis
48. Select Project Manager > Implementation > Run Implementation

### Generate the Bitstream and Program the Device

49. Select Project Manager > Program and Debug > Generate Bitstream
50. Select Project Manager > Program and Debug > Open Hardware Manager
51. Select Hardware Manager > Open target > Auto Connect
52. Click on Program Device

*Note: You can select Tools>Run Tcl Script with the provided synth\_to\_prog.tcl file to automate steps 47-52.*