

Contents

Andi __and immediate:	2
Addiu __ add immediate unsigned	3
jr __jump register R-type instruction with funct=8	5
lbu __ load byte unsigned	6
lh , lb __ Load half and load byte	7
sh, sb __ Store half and store byte	9
sllv __ Shift Word Left Logical Variable	12
srl __ Shift Right Logical	14

Andi __and immediate:

The **andi** instruction does a bitwise AND of two 32-bit patterns. At run time the 16-bit immediate operand is padded on the left with zero bits to make it a 32-bit operand.

the following is a machine code description for andi:

```
andi $rt, $rs, immed
```

Recipe:

replace sign extend to zero extend.

changing ALUSel(Alu op).

implementation

this design is based on the fact that addi with some modify

alu op 001100

schmatic

Figure 1: alt text

Addiu __ add immediate unsigned

The **addiu** instruction does a addition of two 32-bit . At run time the 16-bit immediate operand is sign extended to make it a 32-bit operand. the following is a machine code description for addiu:

`addiu rt, rs, immed`

implementation

this design is based on the fact that addiu is identical to addi with different overflow behavior

sign	value
REgWrite	1
RegDST	0
ALUSrc	01
Branch	0
MemWrite	0
MemtoReg	0
Jump	0
jr	0
aluop	0000

schematic




Figure 2: alt text

jr __jump register R-type instruction with funct=8

assembly

```
jr $rs
```

example

```
jr $r7  
pc=$r7
```

implementation

- puts rs : instr[25:21] value inside PC reg to perform unconditional jump via reg value
- jr signal added to controller and is assigned to 1 when funct=8 and opcode=8
- implementation :
 - MUX with four selectors with inputs (PC+4,PC Branch,srca,zeros) and selectros {pcsrc,jr}
 - * srca in code is RD1 in diagram(value of rs)

jr	pcsrc	output
0	0	PC
0	1	PC branch
1	0	srca
1	1	zeros

lbu __ load byte unsigned

I-TYPE instruction with OPCODE = 6'b(100100)

assembly

```
lbu $rt, imm($rs)
```

example

```
lbu $r7 82($r3)
r7=memory[82/4+r3]
r3 is base address and imm is offset
```

implementation

- lbu signal added to control unit and is assigned to 1 when OPCODE = 6'b(100100) to write value at base address **rs** with offset **imm**
- MUX with four selectors with inputs (alu output ,output of data memory,output of data memory [7:0],zeros) and selectros {memtoreg,lbu}

memtoreg	lbu	output
0	0	alu output
0	1	Data memory
1	0	zeroext(Data memory from [7:0])
1	1	zeros

schmatic

implementation

this design is based on the fact that `lw` was already implemented and working well so why not to reuse it? at the output of **MemToReg** multiplexer (`lw`'s output) i've used two multiplexers `mux[1]` and `mux [2]`

`mux[1]` will chose from the full word (32-bit) and a sign-extended half word `{16{halfword[15]},halfword[15:0]}` using **half pin** as a controller

option (half pin)	operation
0	output of <code>mux[1]</code> equals the full word
1	output of <code>mux[1]</code> equals half of the word

`mux[2]` will chose from `mux[1]` output and a sign-extended one byte `{24{8-bits[7]},8-bits[7:0]}` using **half pin** as a controller

option (b pin)	operation
0	output of <code>mux[2]</code> equals <code>mux[1]</code>
1	output of <code>mux[2]</code> equals sign extended one byte

schematic

Code:

refearing to the diff file to make a quick review to what i've changed/added

Reference

Digital design and computer architecture by David and Sarah Harris




Figure 4: lh_lb

sh, sb __ Store half and store byte

introduction

a “store half” and “store byte” implementation using MIPS micro-architecture was built upon Harris design in their book (reference)

sh \$ Registering value imm(\$regRefearingToMemAddress)

sb \$Registering value imm(\$regRefearingToMemAddress)

the following is a machine code description for sh and sb

```
sh: 101001 $regRefearingToMemAddress $storeReg iiii iiii
sb: 101000 $regRefearingToMemAddress $storeReg iiii iiii
```

implementation

this design is based on the fact that **sw** was already implemented and working well so why not to reuse it? at the controller we make the **MemWr** pin 2 bits and **WE** pin also 2 bits,

in **sw** the alu result is address [32 bit] of the word and to move to the next word we sift the address left twice to add 4 so we always have 2 bits is 00 , we use

this two bits to determined which number of bits in data memory to put the value of **reg** according to the following table :

option (WE pin)	operation
0 0	don't care
0 1	store word ,RAM[a[31:2]] <= wd;
1 0	store half word , {a[1],4'b0000} uses the second LSB as an indeicator to the upper or lower word starting point which is an intuitive approuch to reach the half word
1 1	store byte , {a[1:0],3'b000} uses the first and second LSB as an indeicator to the specified byte starting point which is an intuitive approuch to reach the byte

schematic

Figure 5: “sh sb image”

Code

refearing to the diff file to make a quick review to what i’ve changed/added

Reference

Digital design and computer architecture by David and Sarah Harris

sllv __ Shift Word Left Logical Variable

introduction

sllv an (R type) instraction for shifting left a word by variable number

machine code

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL 000000						rs		rt		rd	
0						00000		000100		000100	
6						5		5		6	

Figure 6: sllv machine code divsion

opcode	function
000000	000100

assembly format

sllv **rd**, **rs**, **rt**

operation

sllv would shit the value in reg(rs) ,by a number stored in low five bits in reg(rt),saving result in reg(rd)

implentaion

- add sllv operation in alu

controls r-type__controls

signal	value
REgWrite	1
RegDST	0
ALUSrc	11
Branch	0
MemWrite	0
MemtoReg	0
Jump	0

code changes

alu.sv

add shift left operationg

$y = b \ll a[4:0]$

aludec.sv

chage the alucontrol to slv

function	alucontrol
000100	< slv operation >

schematic




Figure 7: alt text

Reference:

MIPS® Architecture for Programmers set manual 2016 pg377

srl __ Shift Right Logical

introduction

MIPS also has a **shift right logical** instruction. It moves bits to the right by a number of positions less than 32. The high-order bit gets zeros and the low-order bits are discarded.

If the bit pattern is regarded as an unsigned integer, or a positive two's comp. integer, then a right shift of one bit position performs an integer divide by two. A right shift by N positions performs an integer divide by 2^N .

the following is a machine code description for Srl:

```
srl $rs $rt shift
```

implementation

mux[] (multiplexer): It would select Read data 1(rs) if we're not doing a shift operation, and it would select(rt) if we are doing a shift operation.

branch Instruction: we would need to branch Instruction[10:6] (the shift amount) off of Instruction[15:0], and Instruction[10:6] would then be fed into the other port of the ALU

schematic:

Figure 8: alt text