
SPI Slave with Single Port RAM




CONTENTS


Project Description.	2
SPI Transition Diagram	3
Single Port RAM	4
SPI slave design.	5
SPI Wrapper	8
QuestaSim Snippets	9
QuestaLint Snippets	13
Vivado Snippets	14
Gray fsm	15
Implementation (gray)	17
One_hot fsm	18
Implementaion (one_hot)	20
Seq fsm	21
Implementaion (seq fsm)	22
Johnson fsm	23
mplementaion (Johnson)	25

SPI Slave with Single Port RAM

- Create a constraint file where the rst_n, SS_n & MOSI are connected to 3 switches, and the MISO to a led.
- The SPI slave implementation is done using FSM, we shall try out three different encoding (gray, one_hot or seq)
- We wish to operate at the highest frequency possible and so you shall choose the encoding based on the best timing report that gives the highest setup/hold slack after implementation.
 - After choosing the best encoding, add a debug core such that all internals (MISO, MOSI, SS_n, rst_n & clk) can be analyzed and then generate a bitstream file.



SPI slave Transition Diagram.



Single Port Ram

```
module RAM(din, clk, rst_n, rx_vaild, dout, tx_valid);
parameter MEM_DEPTH = 256;
parameter ADDR_SIZE = 8;
input [9:0] din;
input clk, rst_n, rx_vaild;
output reg [7:0] dout;
output reg tx_valid;
reg [7:0] mem [MEM_DEPTH-1:0];
reg [7:0] address;
always @(posedge clk) begin
    if (!rst_n)begin
        dout <= 0;
        tx_valid <= 0;</pre>
        address<=0;
             case(din[9:8])
                 2'b00: begin
                     if(rx_vaild)begin
                         address <= din[7:0];
                         tx_valid <= 0;</pre>
                 2'b01: begin
                     if(rx_vaild)begin
                         mem[address] <= din[7:0];</pre>
                         tx_valid <= 0;</pre>
                 end
                 2'b10:begin
                     if(rx_vaild)begin
                         address <= din[7:0];
                     tx_valid <= 1;</pre>
                 2'b11: begin
                     dout <= mem[address];</pre>
                     tx_valid <= 1;
             endcase
end
endmodule
```

SPI slave

```
odule SPI_slave(
   input [7:0] tx_data,
   input ss_n, rst_n, clk, tx_valid, MOSI,
  output reg [9:0] rx_data,
  output reg rx_valid, MISO
  reg check_read=0;
  reg[3:0] counter;
  reg[2:0] cs, ns;
   //states assignment
  parameter IDLE
                    = 3'b000,
            CHK\_CMD = 3'b001,
            WRITE
                     = 3'b010,
             READ_DATA = 3'b011,
            READ\_ADD = 3'b100;
   always @(posedge clk)
      if(!rst_n)begin
          cs <= IDLE;
      else begin
          cs <= ns;
      end
   //next state logic
  always@(*)begin
      case(cs)
           IDLE: begin
               if(ss_n == 1)
                  ns = IDLE;
                  ns = CHK\_CMD;
          end
          CHK_CMD: begin
               case({check_read, MOSI})
                   2'b00,2'b10:
                       ns = WRITE;
                   2'b01:
```

```
ns = READ_ADD;
                2'b11:
                     ns = READ_DATA;
            endcase
        end
        WRITE: begin
            if(ss_n==0)
                ns = WRITE;
            else
                ns = IDLE;
        end
        READ_ADD: begin
            if(ss_n==0)
                ns = READ_ADD;
            else
                ns = IDLE;
        end
        READ_DATA: begin
            if(ss n==0)
                ns = READ_DATA;
            else
                ns = IDLE;
        end
        default: ns = IDLE;
    endcase
end
//output logic
always@(posedge clk)begin
    if (!rst n)begin
        rx_data <= 0;
        rx_valid <= 0;
        check_read <= 0;
        MISO <= 0;
        counter <= 0;
    else begin
        case(cs)
            IDLE:
                begin
                     rx_data <= 0;
                     rx_valid<=0;</pre>
```


```
rx_valid<=0;
                         MISO <= 0;
                 CHK_CMD:
                     begin
                         rx_data <= 0;
                         rx_valid <= 0;
                         MISO <= 0;
                WRITE: begin
                     rx_data <= {rx_data[8:0],MOSI};</pre>
                     counter <= counter+1;</pre>
                     if(counter == 10)begin
                        rx_valid <= 1;
                         counter <= 0;
                         rx_valid <= 0;</pre>
                READ_ADD: begin
                    rx_data <= {rx_data[8:0],MOSI};
                     counter <= counter+1;
                     if(counter == 10)begin
                         rx_valid <= 1;
                        counter <= 0;
                        check_read <= 1; /// flag to know if it's ( address or data )</pre>
                       rx_valid <= 0;
                READ_DATA: begin
                     rx_data <= {rx_data[8:0],MOSI};</pre>
                     counter <= counter+1;
                     if(counter == 10)begin
                         rx_valid <= 1;
                         counter <= 0;
                         check_read <= 1; /// flag to know if it's ( address or data )</pre>
                        rx_valid <= 0;
                     if((tx_valid==1)&&(counter<7||counter==7))</pre>
                         MISO <= tx_data[7-counter];
                         MISO<=0;
            endcase
endmodule
```

SPI Wrapper


```
module SPI_w_RAM #(
         parameter MEM_DEPTH = 256,
         parameter ADDR_SIZE = 8
     )(
         output MISO,
         input MOSI,
         input rst_n , ss_n , clk
     );
     wire[9:0]w1_rx_data;
     wire[7:0]w2_tx_data;
11
     wire w3_tx_valid , w4_rx_valid;
12
     //connecting modules
     SPI slave S1(
         .tx_data(w2_tx_data),
         .ss_n(ss_n),
         .rst_n(rst_n),
         .clk(clk),
         .tx valid(w3 tx valid),
21
         .MOSI(MOSI),
         .rx_data(w1_rx_data),
         .rx_valid(w4_rx_valid),
         .MISO(MISO)
     );
     RAM #(
         .MEM_DEPTH(MEM_DEPTH),
         .ADDR_SIZE(ADDR_SIZE)
     )R1(
         .din(w1_rx_data),
         .clk(clk),
         .rst_n(rst_n),
         .rx_vaild(w4_rx_valid),
         .dout(w2_tx_data),
         .tx_valid(w3_tx_valid)
     );
39
     endmodule
```

Snippets from the waveforms captured from QuestaSim

$1_$ testing synchronous reset





2_testing read address




3_what was in the address








5_test write address






7_what we wrote in TB is written in the address we determined




Questa Lint




VIVADO


(* fsm_encoding = "gray" *)

Schematic elaboration



Schematic Synthesis







Encoding from report


State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	011	010
READ_ADD	010	100
READ_DATA	111	011

Timing report





Implementation



Design Timing Summary


etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.578 ns	Worst Hold Slack (WHS):	0.055 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	81	Total Number of Endpoints:	81	Total Number of Endpoints:	32

Device:




(* fsm_encoding = "one_hot" *)

Elaborator



Schematic Synthesis:



Encoding Report:


State	New Encoding	Previous Encoding
IDLE	00001	1 000
CHK_CMD	00010	001
WRITE	00100	010
READ_ADD	01000	100
READ_DATA	10000	I 011


Timing report:

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.898 ns	Worst Hold Slack (WHS):	0.142 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns


Critical path





(* fsm_encoding = "sequential" *)


Synthesis Schema:




Encoding report


State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	010	010
READ_ADD	011	100
READ_DATA	100	011

Timing report:




Implementation







(* fsm_encoding = "johnson" *)

Synthesis schema





Implementation



Massages:



write_bitstream Complete 🗸



THANK YOU