
Abdelrahman Ahmed

TASK 1




```
V task_1.v > 6 ciruit_1
    module ciruit_1(D, A, B, C, Sel, out, out_bar);
    input [2:0] D;
    input A, B, C, Sel;
    output out, out_bar;

    and(w1, D[0], D[1]);
    or(w2, D[2], w1);
    xnor(w3, A, B, C);


assign out = (Sel == 0) ? w2 : w3;

assign out_bar = !out;

endmodule
```




-Test For 1-




2) Design a 4-bit priority encoder, the following truth table is provided where x is 4-bit input and y is a 2-bit output. Randomize the stimulus in the testbench and add an expected result y in your testbench code and make the testbench self-checking.

```
1 X X X 1 1
0 1 X X 1 0
0 0 1 X 0 1
0 0 0 X 0 0
```




-Test For 2-



3) Design a decimal to BCD "Binary Coded Decimal" encoder has 10 input lines D0 to D9 and 4 output lines Y0 to Y3. Below is the truth table for a decimal to BCD encoder. Output should be held LOW if none of the following input patterns is observed. Randomize the stimulus in the testbench and add an expected result y in your testbench code and make the testbench self-checking.


	Input										Output			
D _a	D _s	D,	D ₆	Ds	D ₄	D ₃	D ₂	D ₁	D _o	Y3	Y2	Y,	Yo	
0	0	0	0	0	0	0	0	0	1	0	0	0	0	
0	0	0	0	0	0	0	0	1	0	0	0	0	1	
0	0	0	0	0	0	0	1	0	0	0	0	1	0	
0	0	0	0	0	0	1	0	0	0	0	0	1	1	
0	0	0	0	0	1	0	0	0	0	0	1	0	0	
0	0	0	0	1	0	0	0	0	0	0	1	0	1	
0	0	0	1	0	0	0	0	0	0	0	1	1	0	
0	0	1	0	0	0	0	0	0	0	0	1	1	1	
0	1	0	0	0	0	0	0	0	0	11/	0	0	0	
1	0	0	0	0	0	0	0	0	0	1	0	0	1	

```
V task_3.v X
      module DecimalToBCD (
          input [9:0] D,
          output reg [3:0] Y
          always @(*) begin
              case (D)
                  10'b0000000001: Y = 4'b0000;
                  10'b0000000010: Y = 4'b0001;
                  10'b0000000100: Y = 4'b0010;
                  10'b0000001000: Y = 4'b0011;
                  10'b0000010000: Y = 4'b0100;
 12
                  10'b0000100000: Y = 4'b0101;
                  10'b00010000000: Y = 4'b0110;
                  10'b00100000000: Y = 4'b0111;
                  10'b01000000000: Y = 4'b1000;
                  10'b1000000000: Y = 4'b1001;
                  default: Y = 4'b0000;
      endmodule
```



-Test For 3 -

```
module DecimalToBCD_tb();
reg [9:0] D_tb;
reg [3:0] Y_expected;
wire [3:0] Y_dut;
DecimalToBCD DecimalToBC_dut (D_tb, Y_dut);
integer i;
initial begin
        D_tb = $random;
case (D_tb)
            10'b00000000001: Y expected = 4'b0000:
             10'b0000000010: Y_expected = 4'b0001;
10'b0000000100: Y_expected = 4'b0010;
              10'b000001000: Y_expected = 4'b0011;
10'b0000010000: Y_expected = 4'b0100;
              10'b0000100000: Y_expected = 4'b0101;
              10'b0001000000: Y_expected = 4'b0110;
              10'b00100000000: Y_expected = 4'b0111;
              10'b0100000000: Y_expected = 4'b1000;
              10'b1000000000: Y_expected = 4'b1001;
             default: Y expected = 4'b0000;
         endcase
         if (Y_expected != Y_dut) begin
             $display("Error, Not matched");
    $monitor("D_tb = %b, Y_expected = %b, Y_dut = %b", D_tb, Y_expected, Y_dut);
endmodule
```



```
# D_tb = 0000101101, Y_expected = 0000, Y_dut = 0000

# D_tb = 0011000111, Y_expected = 0000, Y_dut = 0000

# D_tb = 0000101110, Y_expected = 0000, Y_dut = 0000

# D_tb = 0000001000, Y_expected = 0011, Y_dut = 0011

# D_tb = 0100011100, Y_expected = 0000, Y_dut = 0000

# D_tb = 1011111101, Y_expected = 0000, Y_dut = 0000


# D_tb = 1100101001, Y_expected = 0000, Y_dut = 0000

# D_tb = 0000011100, Y_expected = 0000, Y_dut = 0000
```

- 4) Implement N-bit adder using Dataflow modeling style
 - The design takes 2 inputs (A, B) and the summation is assigned to output (C) ignoring the carry.
 - Parameter N has default value = 1.
 - Randomize the stimulus in the testbench and add an expected result y in your testbench code and make the testbench self-checking.

```
W task_4.v > NBitAdder
1  module NBitAdder #(parameter W = 1)(
2  input [W-1:0] A, B,
3  output [W:0] C
4 );
5
6  assign C = A + B;
7
8 endmodule
```

I did one Extra bit for overflow.





-Test for 4 -

```
module NBitAdder tb();
      parameter W = 1;
      reg [W-1:0] A tb, B tb;
      reg [W:0] C_expected;
      wire [W:0] C_dut;
      NBitAdder NBitAdder_test(A_tb, B_tb, C_dut);
        for (i = 0; i < 10; i = i + 1) begin
            A_tb = $random;
            B_tb = $random;
            C_expected = A_tb + B_tb;
            if (C dut != C expected) begin
            end
         $monitor("A_tb = %b, B_tb = %b, C_expected = %b, C_dut = %b", A_tb, B_tb, C_expected, C_dut);
26 endmodule
                Msgs
       VSIM 46> run -all
       # A_tb = 0, B_tb = 1, C_expected = 01, C_dut = 01
       # A tb = 1, B tb = 1, C expected = 10, C dut = 10
       # A_tb = 1, B_tb = 0, C_expected = 01, C_dut = 01
       # A_tb = 1, B_tb = 1, C_expected = 10, C_dut = 10
       # A tb = 0, B tb = 1, C expected = 01, C dut = 01
       # A_tb = 1, B_tb = 0, C_expected = 01, C_dut = 01
       # A tb = 1, B tb = 1, C expected = 10, C dut = 10
      VSTM 475
```


- 5) Design N-bit ALU that perform the following operations
 - The design has 3 inputs and 1 output
 - Instantiate the half adder from the previous question to implement the addition operation of the ALU
 - For the subtraction, subtract B from A "A B"
 - Parameter N has default value = 4.
 - Randomize the stimulus in the testbench and add an expected result y in your testbench code and make the testbench self-checking.


Ir	nputs	Outputs
op	ocode	Operation
0	0	Addition
1	0	Subtraction
0	1	OR
1	1	XOR






-Test for 5-





```
task_6.v > 🗗 Seven_Segment
    module Seven_Segment #(parameter W = 4)
             (input [W-1:0] A, B,
             input [1:0] op,
             input enable,
             output reg [6:0] seg);
        wire [W-1:0] alu_output;
        Alu #(W) operations(A, B, op, alu_output);
        always @(*) begin
             if (!enable) begin
                 seg = 7'b0000000;
                 case (alu_output)
                     4'h0: seg = 7'b1111110;
                     4'h1: seg = 7'b0110000;
                     4'h2: seg = 7'b1101101;
                     4'h3: seg = 7'b1111001;
                     4'h4: seg = 7'b0110011;
4'h5: seg = 7'b1011011;
                     4'h6: seg = 7'b1011111;
                     4'h7: seg = 7'b1110000;
                     4'h8: seg = 7'b1111111;
                     4'h9: seg = 7'b1111011;
                     4'hA: seg = 7'b1110111;
                     4'hB: seg = 7'b0011111;
                     4'hC: seg = 7'b1001110;
4'hD: seg = 7'b0111101;
                     4'hE: seg = 7'b1001111;
                     4'hF: seg = 7'b1000111;
                     default: seg = 7'b00000000;
                 endcase
    endmodule
```



-Test for 6-

```
module Seven_Segment_tb();
                  reg [W-1:0] A_tb, B_tb;
reg [1:0] op_tb;
reg enable_tb;
reg [6:0] seg_expected;
                  Alu #(W) operations(A_tb, B_tb, op_tb, alu_output);
                  integer i;
initial begin
                         #1;

case (alu_output)

4'h0: seg_expected = 7'b1111110;

4'h1: seg_expected = 7'b0110000;

4'h2: seg_expected = 7'b1101101;

4'h3: seg_expected = 7'b111001;
                                       4'h4: seg_expected = 7'b0110011;
4'h5: seg_expected = 7'b1011011;
4'h6: seg_expected = 7'b1011011;
4'h7: seg_expected = 7'b1011011;
                                      4 h7: seg_expected = 7 b1110000;
4 h8: seg_expected = 7 b1111111;
4 h9: seg_expected = 7 b1111011;
4 h4: seg_expected = 7 b1110111;
4 h8: seg_expected = 7 b00011111;
                                       4'hC: seg_expected = 7'b001111;
4'hC: seg_expected = 7'b1001110;
4'hD: seg_expected = 7'b0111101;
4'hE: seg_expected = 7'b1001111;
                                        4'hF: seg_expected = 7'b1000111;
                                       default: seg_expected = 7'b00000000;
                                endcase
#10
                                 if (seg_dut != seg_expected) begin
                                   $display("Error outputs are not matched");
$stop;
                  initial begin
Smonitor("alu_output = %b, seg_expected = %b, seg_dut = %b", alu_output, seg_expected, seg_dut);
53 endmodule
```

