

First circuit



second circuit




Third circuit

```
V mux2.v  V lab_1.v  V lab_3.v  X  V lab_2.v


Assignment_1 > V lab_3.v > ...

1  module decoder(input A0, A1, output D0, D1, D2, D3);
2
3  assign D0 = (A1 == 0 && A0 == 0) ? 1 : 0;
4  assign D1 = (A1 == 0 && A0 == 1) ? 1 : 0;
5  assign D2 = (A1 == 1 && A0 == 0) ? 1 : 0;
6  assign D3 = (A1 == 1 && A0 == 1) ? 1 : 0;
7
8  endmodule
9
```



fourth circuit

first wave





5 circuit

```
Assignment1 > V lab_5.v > ...
1  module Comparator (
2  input [3:0] A, B, output A_greaterthan_B, output A_equals_B, output A_lessthan_B);
3
4  assign A_greaterthan_B = (A > B) ? 1'b1 : 1'b0;
5  assign A_equals_B = (A == B) ? 1'b1 : 1'b0;
6  assign A_lessthan_B = (A < B) ? 1'b1 : 1'b0;
7
8  endmodule</pre>
```

