



4/5/2025

SV Project

Synchronous FIFO



Abdelrahman Ahmed Sayed

UNDER SUPERVISION OF: KAREEM WASEEM

- **Contents: -**

- Verification plan
- Snippets for the FIFO top
- Snippets for the FIFO fixed design
- Snippets for the FIFO monitor
- Snippets for the FIFO transaction
- Snippets for the FIFO coverage
- Snippets for the FIFO scoreboard
- bugs detected
- Do file
- QuestaSim snippets and all Coverage report

VERIFICATION PLAN

[Link](#)

E12 ▾ fxc				
	A	B	C	D
1	Label	Description	Stimulus Generation	Functional Coverage
2	FIFO_1	set rst_n to be 0 then 1 data_out should be 0 acting like nothing was there	direct in the testbench	-----
3	FIFO_2	receiving write_acknowledge after wr_en when not full	Randomization under constraints for write enable	coverpoint for the wr_en signal & for full signal
4	FIFO_3	receiving overflow high when wr_en is high and full is high	Randomization under constraints for wr_en	covered by Cross_rd_wr_overflow
5	FIFO_4	receiving underflow when rd_en is high and empty is high	Randomization under constraints for rd_en	covered by Cross_rd_wr_empty
6	FIFO_5	receiving full when internal signal count is equal FIFO_DEPTH	Randomization under constraints for wr_en	covered by Cross_rd_wr_full
7	FIFO_6	receiving almsotfull when the internal signal count is equal to FIFO_DEPTH - 1	Randomization under constraints for wr_en	covered by Cross_rd_wr_almostf
8	FIFO_7	receiving almsotempty when the internal signal count is equal 1	Randomization under constraints for rd_en	covered by Cross_rd_wr_almostem
9	FIFO_8	receiving underflow when rd_en is high and empty is high	Randomization under constraints for rd_en	covered by Cross_rd_wr_empty

TOP MODULE

```

FIFO_top.sv > ...
1  module FIFO_top;
2  bit clk;
3  initial begin
4      forever
5          #1 clk=~clk;
6  end
7
8  FIFO_interface if_inst (clk);
9  FIFO dut (if_inst);
10 FIFO_tb fifo_tb_inst (if_inst);
11 FIFO_monitor fifo_monitor (if_inst);
12
13 endmodule
    
```

FIXED DESIGN:

```
8 module FIFO(FIFO_interface.DUT fifo_if);
9 parameter FIFO_WIDTH = 16;
10 parameter FIFO_DEPTH = 8;
11
12 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
13
14 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
15
16 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
17 reg [max_fifo_addr:0] count;
18
19 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
20     if (!fifo_if.rst_n) begin
21         wr_ptr <= 0;
22         fifo_if.wr_ack <= 0; /// should make it 0 again if rst_n active
23         fifo_if.overflow <= 0;
24     end
25     else if (fifo_if.wr_en && count < FIFO_DEPTH) begin
26         mem[wr_ptr] <= fifo_if.data_in;
27         fifo_if.wr_ack <= 1;
28         wr_ptr <= wr_ptr + 1;
29     end
30     else begin
31         fifo_if.wr_ack <= 0;
32         if (fifo_if.full & fifo_if.wr_en) /// fix & to &&
33             fifo_if.overflow <= 1;
34         else
35             fifo_if.overflow <= 0;
36     end
37 end
38
39 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
40     if (!fifo_if.rst_n) begin
41         rd_ptr <= 0;
42         fifo_if.underflow <= 0;
43         fifo_if.data_out <= 0;
44
45         fifo_if.data_out <= 0;
46     end
47     else if (fifo_if.rd_en && count != 0) begin
48         fifo_if.data_out <= mem[rd_ptr];
49         rd_ptr <= rd_ptr + 1;
50     end
51     else begin
52         if(count == 0 && fifo_if.rd_en)begin
53             fifo_if.underflow <= 1;
54         end
55         else begin
56             fifo_if.underflow <= 0;
57         end
58     end
59 end
60
61 always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
62     if (!fifo_if.rst_n) begin
63         count <= 0;
64     end
65     else begin
66         if ((fifo_if.wr_en, fifo_if.rd_en) == 2'b10) && !fifo_if.full)
67             count <= count + 1;
68         else if ((fifo_if.wr_en, fifo_if.rd_en) == 2'b01) && !fifo_if.empty)
69             count <= count - 1;
70         else if ((fifo_if.wr_en, fifo_if.rd_en) == 2'b11) && fifo_if.empty) /// fixing here
71             count <= count + 1;
72         else if ((fifo_if.wr_en, fifo_if.rd_en) == 2'b11) && fifo_if.full)
73             count <= count - 1;
74     end
75 end
76
77 assign fifo_if.full = (count == FIFO_DEPTH)? 1 : 0;
78 assign fifo_if.empty = (count == 0)? 1 : 0;
79 // assign fifo_if.underflow = (fifo_if.empty && fifo_if.rd_en)? 1 : 0; /// SHOULD BE SEQ not COMBINATIONAL
80 assign fifo_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; /// FIXING
81 assign fifo_if.almostempty = (count == 1)? 1 : 0;
```

```

84 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
85 ////////////////////////////////// assertions ////////////////////////////////////////
86 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
87
88 `ifndef SIM
89     always_comb begin
90         if (!fifo_if.rst_n)
91             Reset_Behavior: assert final ((wr_ptr == 0 && rd_ptr == 0 && count == 0));
92         end
93         //////////////////////////
94         property pr1;
95             @(posedge fifo_if.clk) disable iff(!fifo_if.rst_n)
96                 (!fifo_if.full && fifo_if.wr_en) |-> fifo_if.wr_ack;
97         endproperty
98         write_acknowledge_assert: assert property (pr1);
99         Write_Acknowledge_cover: cover property (pr1);
100         //////////////////////////
101         property pr2;
102             @(posedge fifo_if.clk) disable iff(!fifo_if.rst_n)
103                 (fifo_if.full & fifo_if.wr_en) |-> fifo_if.overflow;
104         endproperty
105         overflow_assert : assert property(pr2);
106         overflow_cover : cover property(pr2);
107         //////////////////////////
108         property pr3;
109             @(posedge fifo_if.clk) disable iff(!fifo_if.rst_n)
110                 (fifo_if.empty && fifo_if.rd_en) |-> fifo_if.underflow;
111         endproperty
112         underflow_assert : assert property(pr3);
113         underflow_cover : cover property(pr3);
114         //////////////////////////
115         property pr4;
116             @(posedge fifo_if.clk) disable iff(!fifo_if.rst_n)
117                 (count == 0) |-> fifo_if.empty;
118         endproperty
119         empty_assert: assert property(pr4);
120         empty_cover: cover property(pr4);
121         //////////////////////////
122         property pr5;
123             @(posedge fifo_if.clk) disable iff(!fifo_if.rst_n)
124                 (count == FIFO_DEPTH) |-> fifo_if.full;
125         endproperty
126         full_assert: assert property(pr5);
127         full_cover: cover property(pr5);
128         //////////////////////////
129         property pr6;

```

```

//=====
property pr6;
    @(posedge fifo_if.clk) disable iff(!fifo_if.rst_n)
        (count == FIFO_DEPTH - 1) |-> fifo_if.almostfull;
endproperty
almostfull_assert: assert property(pr6);
almostfull_cover: cover property(pr6);
//=====
property pr7;
    @(posedge fifo_if.clk) disable iff(!fifo_if.rst_n)
        (count == 1) |-> fifo_if.almostempty;
endproperty
almostempty_assert: assert property(pr7);
almostempty_cover: cover property(pr7);
//=====

```

FIFO monitor

```
FIFO_monitor > FIFO_monitor
1  module FIFO_monitor(FIFO_interface.MON fifo_if);
2
3  import FIFO_transaction_pkg::*;
4  import FIFO_coverage_pkg::*;
5  import FIFO_scoreboard_pkg::*;
6  import shared_pkg::*;
7
8  FIFO_coverage cover_obj;
9  FIFO_transaction trans_obj;
10 FIFO_scoreboard score_obj;
11
12 initial begin
13     cover_obj = new();
14     trans_obj = new();
15     score_obj = new();
16
17     forever begin
18         @(test_trigger);
19         @(negedge fifo_if.clk);
20
21         `ifdef DEBUG
22             $display("***** After trigger *****");
23             $display("tb: rst_n=%0d, data_in=%0d, wr_en=%0d, rd_en=%0d", fifo_if.rst_n, fifo_if.data_in, fifo_if.wr_en, fifo_if.rd_en);
24             $display("dut_out = %0d", fifo_if.data_out);
25             $display("*****");
26         `endif
27
28         trans_obj.data_in      = fifo_if.data_in;
29         trans_obj.rst_n        = fifo_if.rst_n;
30         trans_obj.wr_en        = fifo_if.wr_en;
31         trans_obj.rd_en        = fifo_if.rd_en;
32         trans_obj.data_out     = fifo_if.data_out;
33         trans_obj.wr_ack       = fifo_if.wr_ack;
34         trans_obj.overflow     = fifo_if.overflow;
35         trans_obj.full         = fifo_if.full;
36         trans_obj.empty        = fifo_if.empty;
37         trans_obj.almostfull   = fifo_if.almostfull;
38         trans_obj.almostempty  = fifo_if.almostempty;
39         trans_obj.underflow    = fifo_if.underflow;
40
41         fork
42             begin
43                 cover_obj.sample_data(trans_obj);
44             end
45             begin
46                 score_obj.check_data(trans_obj);
47
48                 if (test_finish) begin
49                     $display("Simulation finished");
50                     $display("Correct count = %0d", correct_count);
51                     $display("Error count  = %0d", error_count);
52                     $stop;
53                 end
54             end
55         join
56     end
57 end
58
59 endmodule
60
```

FIFO transaction

```
3  import shared_pkg::*;
4
5  class FIFO_transaction;
6      rand logic [FIFO_WIDTH-1:0] data_in;
7      rand logic rst_n, wr_en, rd_en;
8      logic [FIFO_WIDTH-1:0] data_out;
9      logic wr_ack, overflow;
10     logic full, empty, almostfull, almostempty, underflow;
11     int RD_EN_ON_DIST, WR_EN_ON_DIST;
12
13     function new (int RD_EN_ON_DIST_params=30, WR_EN_ON_DIST_params=70);
14         RD_EN_ON_DIST = RD_EN_ON_DIST_params;
15         WR_EN_ON_DIST = WR_EN_ON_DIST_params;
16     endfunction
17
18     constraint Reset_con {
19         rst_n dist {1:/90, 0:/10};
20     }
21
22     constraint Wr_en_con{
23         wr_en dist {1:/WR_EN_ON_DIST, 0:/((100-WR_EN_ON_DIST))};
24     }
25
26     constraint Rd_en_con{
27         rd_en dist {1:/RD_EN_ON_DIST, 0:/((100-RD_EN_ON_DIST))};
28     }
29 endclass
30
31 endpackage
```

FIFO coverage

```
1  package FIFO_coverage_pkg;
2  import shared_pkg::*;
3  import FIFO_transaction_pkg::*;
4
5
6  class FIFO_coverage;
7      FIFO_transaction F_cvg_txn = new();
8
9
10     covergroup w_r_outs_cover_group;
11
12         wr_en_cp      : coverpoint F_cvg_txn.wr_en;
13         rd_en_cp      : coverpoint F_cvg_txn.rd_en;
14         ack_cp        : coverpoint F_cvg_txn.wr_ack;
15         overflow_cp    : coverpoint F_cvg_txn.overflow;
16         full_cp        : coverpoint F_cvg_txn.full;
17         underf_cp      : coverpoint F_cvg_txn.underflow;
18
19         Cross_rd_wr_Ack : cross wr_en_cp, rd_en_cp, ack_cp{
20             ignore_bins wr_en_with_wr_ack = ! binsof(wr_en_cp) intersect (1) && binsof(ack_cp) intersect (1);
21             ignore_bins rd_en_active_with_wr_ack = ! binsof(wr_en_cp) intersect (1) && binsof(rd_en_cp) intersect (1) && binsof(ack_cp) intersect (1);
22         }
23
24         Cross_rd_wr_overflow : cross wr_en_cp, rd_en_cp, overflow_cp{
25             ignore_bins wr_en_with_overflow = ! binsof(wr_en_cp) intersect (1) && binsof(overflow_cp) intersect (1);
26         }
27
28         Cross_rd_wr_full : cross wr_en_cp, rd_en_cp, full_cp{
29             ignore_bins write_full = ! binsof(wr_en_cp) intersect (1) && binsof(full_cp) intersect (1);
30             ignore_bins all_ones = binsof(wr_en_cp) intersect (1) && binsof(full_cp) intersect (1) && binsof(rd_en_cp) intersect (1);
31         }
32
33         Cross_rd_wr_empty : cross wr_en_cp, rd_en_cp, F_cvg_txn.empty;
34         Cross_rd_wr_almostf : cross wr_en_cp, rd_en_cp, F_cvg_txn.almostfull;
35         Cross_rd_wr_almostem : cross wr_en_cp, rd_en_cp, F_cvg_txn.almostempty;
36         Cross_rd_wr_underf : cross wr_en_cp, rd_en_cp, underf_cp{
37             ignore_bins one_0_one = binsof(wr_en_cp) intersect (1) && binsof(rd_en_cp) intersect (0) && binsof(underf_cp) intersect (1);
38             ignore_bins zero_0_one = binsof(wr_en_cp) intersect (0) && binsof(rd_en_cp) intersect (0) && binsof(underf_cp) intersect (1);
39         }
40     }
41 endgroup
42
43 function new();
44     w_r_outs_cover_group = new();
45 endfunction
46
47 function void sample_data(FIFO_transaction F_txn);
48     F_cvg_txn = F_txn;
49     w_r_outs_cover_group.sample();
50 endfunction
51
52 endclass
53
54 endpackage
```

FIFO scoreboard:

```
1 package FIFO_scoreboard_pkg;
2 import shared_pkg::*;
3 import FIFO_transaction_pkg::*;
4
5 class FIFO_scoreboard;
6     logic [FIFO_WIDTH-1:0] data_out_ref;
7
8
9     bit [FIFO_WIDTH-1:0] fifo_ref[$];
10
11     function void check_data(FIFO_transaction F_txn);
12         reference_model(F_txn);
13         if (data_out_ref != F_txn.data_out) begin
14             error_count++;
15             $display("===== ERROR =====");
16             $display("scoreboard_ERROR: output => %d not equal the ref out => %d", F_txn.data_out, data_out_ref);
17             $display("when rst_n: %d, wr_en: %d, rd_en: %d, data_in: %d", F_txn.rst_n, F_txn.wr_en, F_txn.rd_en, F_txn.data_in);
18             $display("=====");
19         end
20         else begin
21             correct_count++;
22             $display("===== Correct =====");
23             $display("Correct: output => %d equal the ref out => %d", F_txn.data_out, data_out_ref);
24             $display("when rst_n: %d, wr_en: %d, rd_en: %d, data_in: %d", F_txn.rst_n, F_txn.wr_en, F_txn.rd_en, F_txn.data_in);
25             $display("=====");
26         end
27     endfunction
28
29     function void reference_model(FIFO_transaction F_txn_param);
30         if (F_txn_param.rst_n) begin
31             data_out_ref = 0;
32             fifo_ref.delete();
33         end
34         else begin
35             if (F_txn_param.wr_en && !F_txn_param.rd_en) begin
36                 if (!isFull()) begin
37                     fifo_ref.push_back(F_txn_param.data_in);
38                     $display("HERE in pushing 1");
39                 end
40             end
41             else if (F_txn_param.rd_en && !F_txn_param.wr_en) begin
42                 if (!isEmpty()) begin
43                     data_out_ref = fifo_ref.pop_front();
44                     $display("HERE in popping 1");
45                 end
46                 else
47                     $display("Empty");
48             end
49             else if (F_txn_param.wr_en && F_txn_param.rd_en) begin
50                 if (!isEmpty() && !isFull()) begin
51                     data_out_ref = fifo_ref.pop_front();
52                     fifo_ref.push_back(F_txn_param.data_in);
53                     $display("HERE in pushing popping");
54                 end
55                 else if (isEmpty()) begin
56                     fifo_ref.push_back(F_txn_param.data_in);
57                     $display("HERE in pushing 2");
58                 end
59                 else if (isFull()) begin
60                     data_out_ref = fifo_ref.pop_front();
61                     $display("HERE in popping 2");
62                 end
63             end
64         end
65
66         $display("HERE in pushing popping");
67     end
68     else if (isEmpty()) begin
69         fifo_ref.push_back(F_txn_param.data_in);
70         $display("HERE in pushing 2");
71     end
72     else if (isFull()) begin
73         data_out_ref = fifo_ref.pop_front();
74         $display("HERE in popping 2");
75     end
76 end
77
78 `ifdef DEBUG
79     $display("-----INSIDE GOLDEN MODEL-----");
80     $display("when rst_n: %d, wr_en: %d, rd_en: %d, data_in: %d", F_txn_param.rst_n, F_txn_param.wr_en, F_txn_param.rd_en, F_txn_param.data_in);
81     $display("size of queue: %d", fifo_ref.size());
82     $display("(1)%d \n(2)%d \n(3)%d \n(4)%d \n(5)%d", fifo_ref[0], fifo_ref[1], fifo_ref[2], fifo_ref[3], fifo_ref[4]);
83     $display("(6)%d \n(7)%d \n(8)%d \n(9)%d \n(10)%d", fifo_ref[5], fifo_ref[6], fifo_ref[7], fifo_ref[8], fifo_ref[9]);
84     $display("(11)%d \n(12)%d", fifo_ref[10], fifo_ref[11]);
85     $display("-----");
86 `endif
87 endfunction
88
89 function bit isFull();
90     if (fifo_ref.size() == FIFO_DEPTH)
91         return 1;
92     return 0;
93 endfunction
94
95 function bit isEmpty();
96     if (fifo_ref.size() == 0)
97         return 1;
98     return 0;
99 endfunction
```


FIFO testbench:

```
1  import shared_pkg::*;
2  import FIFO_transaction_pkg::*;
3
4  FIFO_transaction trans_obj = new();
5
6  module FIFO_tb (FIFO_interface.TEST fifo_if);
7
8  int loop_count = 0;
9  initial begin
10     #0;
11
12     direct_test;
13
14     repeat(10000)begin
15         assert(trans_obj.randomize());
16         fifo_if.data_in = trans_obj.data_in;
17         fifo_if.wr_en = trans_obj.wr_en;
18         fifo_if.rd_en = trans_obj.rd_en;
19         fifo_if.rst_n = trans_obj.rst_n;
20
21         `ifdef DEBUG
22             $display("***** in tb *****");
23             $display("tb: rst_n=%0d, data_in=%0d, wr_en=%0d, rd_en=%0d", trans_obj.rst_n, trans_obj.data_in, trans_obj.wr_en, trans_obj.rd_en);
24             $display("*****");
25         `endif
26
27         -> test_trigger;
28         @(negedge fifo_if.clk);
29
30     end
31
32     -> test_trigger;
33     test_finish = 1;
34 end
35
```

```
36 task direct_test;
37     #0;
38     fifo_if.rst_n = 0;
39     -> test_trigger;
40     @(negedge fifo_if.clk);
41     fifo_if.rst_n = 1;
42     $display("Writing.....");
43     fifo_if.data_in = 121;
44     fifo_if.wr_en = 1;
45     fifo_if.rd_en = 0;
46     -> test_trigger;
47     @(negedge fifo_if.clk);
48
49     fifo_if.data_in = 122;
50     fifo_if.wr_en = 1;
51     fifo_if.rd_en = 0;
52     -> test_trigger;
53     @(negedge fifo_if.clk);
54
55     fifo_if.data_in = 123;
56     fifo_if.wr_en = 1;
57     fifo_if.rd_en = 0;
58     -> test_trigger;
59     @(negedge fifo_if.clk);
60     ////////////
61     $display("Reading .....");
62     fifo_if.data_in = 333;
63     fifo_if.wr_en = 0;
64     fifo_if.rd_en = 1;
65     -> test_trigger;
66     @(negedge fifo_if.clk);
67
68     fifo_if.data_in = 444;
69     fifo_if.wr_en = 0;
70     fifo_if.rd_en = 1;
71     -> test_trigger;
72     @(negedge fifo_if.clk);
73
74     fifo_if.data_in = 555;
75     fifo_if.wr_en = 0;
```


BUGS

• Bug 1(almostfull)

In the design:

```
62
63  assign fifo_if.almostfull = (count == FIFO_DEPTH-2)? 1 : 0; /
64
```

In assertions:



It should be:

```
assign fifo_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; /
```

Name	Language	Enable	Failure Count	Assertion Type
/FIFO_top/dut/Reset_Behavior	SVA	on	0	Immediate
/FIFO_top/dut/Write_Acknowledge	SVA	on	0	Concurrent
/FIFO_top/dut/Overflow_Detection	SVA	on	7	Concurrent
/FIFO_top/dut/Underflow_Detection	SVA	on	0	Concurrent
/FIFO_top/dut/Empty_Flag	SVA	on	0	Concurrent
/FIFO_top/dut/Full_Flag	SVA	on	0	Concurrent
/FIFO_top/dut/Almost_Full_Flag	SVA	on	0	Concurrent
/FIFO_top/dut/Almost_Empty_Flag	SVA	on	0	Concurrent
/FIFO_top/fifo_tb_inst/#ublk#182146786#12/immed__15	SVA	on	0	Immediate

• BUG 2 (wr_ack)

In design:

missing this part:

```
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;

always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    if (!fifo_if.rst_n) begin
        wr_ptr <= 0;
        fifo_if.wr_ack <= 0; /// should make it 0 again if rst_n active
    end
    else if (fifo_if.wr_en && count < FIFO_DEPTH) begin
        mem[wr_ptr] <= fifo_if.data_in;
    end
end
```

Before it:

Assertions				
Name	Language	Enable	Failure Count	Assertion Type
+ /FIFO_top/dut/write_acknowledge_assert	SVA	on	386	Concurrent
+ /FIFO_top/dut/overflow_assert	SVA	on	0	Concurrent

After it:

Assertions					
Name	Language	Enable	Failure Count	Assertion Type	Pass Count
+ /FIFO_top/dut/write_acknowledge_assert	SVA	on	0	Concurrent	1
+ /FIFO_top/dut/overflow_assert	SVA	on	0	Concurrent	1

• BUG 3(underflow)

In the design:

```
assign fifo_if.full = (count == FIFO_DEPTH)? 1 : 0;
assign fifo_if.empty = (count == 0)? 1 : 0;
// assign fifo_if.underflow = (fifo_if.empty && fifo_if.rd_en)? 1 : 0; /////// SHOULD BE SEQ not
assign fifo_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; /////// FIXING
```

Underflow should be sequential

Name	Language	Enable	Failure Count	Asse
+ /FIFO_top/dut/write_acknowledge_assert	SVA	on	0	Conc
+ /FIFO_top/dut/overflow_assert	SVA	on	0	Conc
+ /FIFO_top/dut/underflow_assert	SVA	on	198	Conc
+ /FIFO_top/dut/empty_assert	SVA	on	0	Conc
+ /FIFO_top/dut/full_assert	SVA	on	0	Conc
+ /FIFO_top/dut/almostfull_assert	SVA	on	0	Conc
+ /FIFO_top/dut/almostempty_assert	SVA	on	0	Conc
+ /FIFO_top/fifo_tb_inst/#ublk#182146786#12/immed__15	SVA	on	0	Imme

Should be like this:

```
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    if (!fifo_if.rst_n) begin
        rd_ptr <= 0;
        fifo_if.underflow <= 0;
    end
    else if (fifo_if.rd_en && count != 0) begin
        fifo_if.data_out <= mem[rd_ptr];
        rd_ptr <= rd_ptr + 1;
    end
    else begin
        if(count == 0 && fifo_if.rd_en)begin
            fifo_if.underflow <= 1;
        end
        else begin
            fifo_if.underflow <= 0;
        end
    end
end
```

Name	Language	Enable	Failure Count	Assertion
+ /FIFO_top/dut/write_acknowledge_assert	SVA	on	0	Concurrer
+ /FIFO_top/dut/overflow_assert	SVA	on	0	Concurrer
+ /FIFO_top/dut/underflow_assert	SVA	on	0	Concurrer
+ /FIFO_top/dut/empty_assert	SVA	on	0	Concurrer
+ /FIFO_top/dut/full_assert	SVA	on	0	Concurrer
+ /FIFO_top/dut/almostfull assert	SVA	on	0	Concurrer

- **BUG 4** (missing when write and read high)

```
else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)
    count <= count + 1;
else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.full)
    count <= count - 1;
```

 Do file


```
run_fixed.do
1  vlib work
2
3  vlog -f src_files_fixed.list +define+SIM +cover
4  # ADD THIS IF YOU WANT TO SEE EVERYTHING:=> <+define+DEBUG>
5
6  vsim -voptargs=+acc work.FIFO_top -cover
7  add wave *
8  add wave /FIFO_top/dut/rd_ptr /FIFO_top/dut/wr_ptr /FIFO_top/dut/count /FIFO_top/dut/write_acknowledge_assert /FIFO_top/dut/overflow_assert /FIFO_top/dut/underf
9  coverage save FIFO_cov.ucdb -onexit -du work.FIFO
10 run -all
11
12
13
14
15
16
```

QuestaSim snippets


No errors in the fixed design:

```
# ===== Correct =====
# Correct:: output => 4249 equal the ref Out => 4249
# When rst_n: 1, wr_en: 0, rd_en: 0, data_in: 32091
# =====
# HERE in pushing 1
# ===== Correct =====
# Correct:: output => 4249 equal the ref Out => 4249
# When rst_n: 1, wr_en: 1, rd_en: 0, data_in: 41337
# =====
# HERE in pushing popping
# ===== Correct =====
# Correct:: output => 49050 equal the ref Out => 49050
# When rst_n: 1, wr_en: 1, rd_en: 1, data_in: 43235
# =====
# ===== Correct =====
# Correct:: output => 49050 equal the ref Out => 49050
# When rst_n: 1, wr_en: 0, rd_en: 0, data_in: 45636
# =====
# ===== Correct =====
# Correct:: output => 49050 equal the ref Out => 49050
# When rst_n: 1, wr_en: 0, rd_en: 0, data_in: 16200
# =====
# ===== Correct =====
# Correct:: output => 49050 equal the ref Out => 49050
# When rst_n: 1, wr_en: 0, rd_en: 0, data_in: 16200
# =====
# Simulation finished
# Correct count = 10009
# Error count = 0
# ** Note: $stop : FIFO_monitor.sv(54)
# Time: 200180 ns Iteration: 1 Instance: /FIFO_top/fifo_monitor
```


Write ack and Overflow and underflow:



Empty and full and almostfull:



almostempty and Pointer Wraparound Pointer threshold:



Cover directives :

Name	Language	Log	Enabled	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/FIFO_top/dut/Write_Acknowledge_cover	SVA	Off	✓	8053	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/dut/overflow_cover	SVA	Off	✓	22	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/dut/underflow_cover	SVA	Off	✓	2497	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/dut/empty_cover	SVA	Off	✓	5566	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/dut/full_cover	SVA	Off	✓	50	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/dut/almostfull_cover	SVA	Off	✓	138	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/dut/almostempty_cover	SVA	Off	✓	5835	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/dut/wr_ptr_wrap_cover	SVA	Off	✓	1662	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/dut/rd_ptr_wrap_cover	SVA	Off	✓	1195	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/dut/ptr_threshold_cover	SVA	Off	✓	17997	1	Unli...	1	100%	✓	✓	0	0	0 ns	0

Assertions:

Name	Language	Enable	Failure Count	Assertion Type	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Included
/FIFO_top/dut/Reset_Behavior	SVA	on	0	Immediate	1	-	0B	0B	0 ns	0	off	assert (wr_ptr == 0 & rd_ptr == 0)	✓
/FIFO_top/dut/write_acknowledge_assert	SVA	on	0	Concurrent	1	-	0B	0B	0 ns	0	off	assert (@posedge ffs_fclk) disa...	✓
/FIFO_top/dut/overflow_assert	SVA	on	0	Concurrent	1	-	0B	0B	0 ns	0	off	assert (@posedge ffs_fclk) disa...	✓
/FIFO_top/dut/underflow_assert	SVA	on	0	Concurrent	1	-	0B	0B	0 ns	0	off	assert (@posedge ffs_fclk) disa...	✓
/FIFO_top/dut/empty_assert	SVA	on	0	Concurrent	1	-	0B	0B	0 ns	0	off	assert (@posedge ffs_fclk) disa...	✓
/FIFO_top/dut/full_assert	SVA	on	0	Concurrent	1	-	0B	0B	0 ns	0	off	assert (@posedge ffs_fclk) disa...	✓
/FIFO_top/dut/almostfull_assert	SVA	on	0	Concurrent	1	-	0B	0B	0 ns	0	off	assert (@posedge ffs_fclk) disa...	✓
/FIFO_top/dut/almostempty_assert	SVA	on	0	Concurrent	1	-	0B	0B	0 ns	0	off	assert (@posedge ffs_fclk) disa...	✓
/FIFO_top/dut/wr_ptr_wrap_assert	SVA	on	0	Concurrent	1	-	0B	0B	0 ns	0	off	assert (@posedge ffs_fclk) disa...	✓
/FIFO_top/dut/rd_ptr_wrap_assert	SVA	on	0	Concurrent	1	-	0B	0B	0 ns	0	off	assert (@posedge ffs_fclk) disa...	✓
/FIFO_top/dut/ptr_threshold_assert	SVA	on	0	Concurrent	1	-	0B	0B	0 ns	0	off	assert (@posedge ffs_fclk) disa...	✓
/FIFO_top/ffs_b_jst/nub#132146786#12/immed_15	SVA	on	0	Immediate	1	-	-	-	-	-	off	assert (randomize(...))	✓

Group coverage:

Name	Class Type	Coverage	Goal	% of Goal	Status	Included
FIFO_coverage_pkg/FIFO_coverage		100.00%				
TFPB w_r_outs_cover_group		100.00%	100	100.00%		
CVP w_r_outs_cover_group::wr_en_cp		100.00%	100	100.00%		
CVP w_r_outs_cover_group::rd_en_cp		100.00%	100	100.00%		
CVP w_r_outs_cover_group::ack_cp		100.00%	100	100.00%		
CVP w_r_outs_cover_group::overflow_cp		100.00%	100	100.00%		
CVP w_r_outs_cover_group::full_cp		100.00%	100	100.00%		
CVP w_r_outs_cover_group::underf_cp		100.00%	100	100.00%		
CVP w_r_outs_cover_group::({#f_cvg_bxn.almostempty_0#})		100.00%	100	100.00%		
CVP w_r_outs_cover_group::({#f_cvg_bxn.almostfull_1#})		100.00%	100	100.00%		
CVP w_r_outs_cover_group::({#f_cvg_bxn.empty_2#})		100.00%	100	100.00%		
CROSS w_r_outs_cover_group::Cross_rd_wir_ack		100.00%	100	100.00%		
CROSS w_r_outs_cover_group::Cross_rd_wir_overflow		100.00%	100	100.00%		
CROSS w_r_outs_cover_group::Cross_rd_wir_full		100.00%	100	100.00%		
CROSS w_r_outs_cover_group::Cross_rd_wir_empty		100.00%	100	100.00%		
CROSS w_r_outs_cover_group::Cross_rd_wir_almostf		100.00%	100	100.00%		
CROSS w_r_outs_cover_group::Cross_rd_wir_almostem		100.00%	100	100.00%		
CROSS w_r_outs_cover_group::Cross_rd_wir_unoverf		100.00%	100	100.00%		

203	TYPE /FIFO_coverage_pkg/FIFO_coverage/w_r_outs_cover_group					
204	Cross Cross_rd_wir_almostem	100.00%	100	-	Covered	
329	Auto, Default and User Defined Bins:					
333	bin <auto[1],auto[0],auto[0]>	1797	1	-	Covered	
340	bin <auto[0],auto[0],auto[0]>	1743	1	-	Covered	
341	Cross Cross_rd_wir_unoverf	100.00%	100	-	Covered	
342	covered/total bins:	6	6	-		
343	missing/total bins:	0	6	-		
344	% Hit:	100.00%	100	-		
345	Auto, Default and User Defined Bins:					
346	bin <auto[1],auto[1],auto[1]>	907	1	-	Covered	
347	bin <auto[1],auto[1],auto[0]>	1550	1	-	Covered	
348	bin <auto[0],auto[1],auto[1]>	891	1	-	Covered	
349	bin <auto[0],auto[1],auto[0]>	1634	1	-	Covered	
350	bin <auto[1],auto[0],auto[0]>	2520	1	-	Covered	
351	bin <auto[0],auto[0],auto[0]>	2506	1	-	Covered	
352	Illegal and Ignore Bins:					
353	ignore_bin zerp_zero_one	0	-	ZERO		
354	ignore_bin one_0_one	0	-	ZERO		
355						
356	TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1					
357						
358	DIRECTIVE COVERAGE:					
359						
360	Name	Design	Design	Lang	File(Line)	Hits Status
361		Unit	UnitType			
362						
363	/FIFO_top/dut/Write_Acknowledge_cover	FIFO	Verilog	SVA	FIFO_fixed.sv(90)	4034 Covered
364	/FIFO_top/dut/overflow_cover	FIFO	Verilog	SVA	FIFO_fixed.sv(106)	14 Covered
365	/FIFO_top/dut/underflow_cover	FIFO	Verilog	SVA	FIFO_fixed.sv(113)	1251 Covered
366	/FIFO_top/dut/empty_cover	FIFO	Verilog	SVA	FIFO_fixed.sv(120)	2794 Covered
367	/FIFO_top/dut/full_cover	FIFO	Verilog	SVA	FIFO_fixed.sv(127)	25 Covered
368	/FIFO_top/dut/almostfull_cover	FIFO	Verilog	SVA	FIFO_fixed.sv(134)	68 Covered
369	/FIFO_top/dut/almostempty_cover	FIFO	Verilog	SVA	FIFO_fixed.sv(141)	2958 Covered
370	/FIFO_top/dut/rd_ptr_wrap_cover	FIFO	Verilog	SVA	FIFO_fixed.sv(150)	23 Covered
371						
372	TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 8					
373						
374	Total Coverage By Instance (filtered view): 100.00%					
375						
376						
377						
378						
379						
380						
381						
382						
383						
384						
385						

All coverage 100%:

```
562 | wr_ptr[2-0] | 1 | 1 | 100.00
563 |
564 | Total Node Count = 10
565 | Toggled Node Count = 10
566 | Untoggled Node Count = 0
567 |
568 | Toggle Coverage = 100.00% (20 of 20 bins)
569 |
570 |
571 | DIRECTIVE COVERAGE:
572 | -----
573 | Name | Design | Design | Lang | File(Line) | Hits | Status |
574 | | Unit | UnitType | | | | | |
575 | -----
576 | /\FIFO_top#dut /write_acknowledge_cover | FIFO | Verilog | SVA | FIFO_fixed.sv(99) | 4034 | Covered |
577 | /\FIFO_top#dut /overflow_cover | FIFO | Verilog | SVA | FIFO_fixed.sv(106) | 14 | Covered |
578 | /\FIFO_top#dut /underflow_cover | FIFO | Verilog | SVA | FIFO_fixed.sv(113) | 1251 | Covered |
579 | /\FIFO_top#dut /empty_cover | FIFO | Verilog | SVA | FIFO_fixed.sv(120) | 2794 | Covered |
580 | /\FIFO_top#dut /full_cover | FIFO | Verilog | SVA | FIFO_fixed.sv(127) | 25 | Covered |
581 | /\FIFO_top#dut /almsotfull_cover | FIFO | Verilog | SVA | FIFO_fixed.sv(134) | 68 | Covered |
582 | /\FIFO_top#dut /almsotempty_cover | FIFO | Verilog | SVA | FIFO_fixed.sv(141) | 2958 | Covered |
583 | /\FIFO_top#dut /rd_ptr_wrap_cover | FIFO | Verilog | SVA | FIFO_fixed.sv(150) | 23 | Covered |
584 |
585 |
586 | TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 8
587 |
588 | ASSERTION RESULTS:
589 | -----
590 | Name | File(Line) | Failure | Pass |
591 | | | Count | Count |
592 | -----
593 | /\FIFO_top#dut /Reset_Behavior | FIFO_fixed.sv(91) | 0 | 1 |
594 | /\FIFO_top#dut /write_acknowledge_assert | FIFO_fixed.sv(98) | 0 | 1 |
595 | /\FIFO_top#dut /overflow_assert | FIFO_fixed.sv(105) | 0 | 1 |
596 | /\FIFO_top#dut /underflow_assert | FIFO_fixed.sv(112) | 0 | 1 |
597 | /\FIFO_top#dut /empty_assert | FIFO_fixed.sv(119) | 0 | 1 |
598 | /\FIFO_top#dut /full_assert | FIFO_fixed.sv(126) | 0 | 1 |
599 | /\FIFO_top#dut /almsotfull_assert | FIFO_fixed.sv(133) | 0 | 1 |
600 | /\FIFO_top#dut /almsotempty_assert | FIFO_fixed.sv(140) | 0 | 1 |
601 | /\FIFO_top#dut /rd_ptr_wrap_assert | FIFO_fixed.sv(149) | 0 | 1 |
602 |
603 | Total Coverage By Instance (filtered view): 100.00%
604 |
605 | End time: 09:34:18 on May 06,2025, Elapsed time: 0:00:00
606 | Errors: 0, Warnings: 0
607 |
```

THANK YOU