



Name: Abdelrahman Ahmed

**Assignment ONE
(Verification)**

First Task

The code edited to make sure that coverage is 100%:

```
task assert_reset;
    // Toggle from 0 to 1
    reset = 0;
    @(negedge clk);
    reset = 1; // This line explicitly creates a 0 -> 1 toggle
    @(negedge clk);

    // Check the reset functionality
    if (C != 5'b0) begin
        $display("Reset Error");
        ErrorCount++;
    end else
        CorrectCount++;

    // Toggle back to 0
    reset = 0;
endtask
```

```
commands.do
1 vlib work
2 vlog lab_1.v lab_1_tb.sv +cover -covercells
3 vsim -voptargs=+acc work.adder_tb -cover
4 add wave *
5 coverage save adder_tb.ucdb -onexit -du work.adder
6 run -all
```

Coverage Report:

Coverage Report

| Toggle Coverage: | | | | |
|------------------|------|-------|--------|----------|
| Enabled Coverage | Bins | Hits | Misses | Coverage |
| ----- | ---- | ----- | ----- | ----- |
| Toggles | 30 | 30 | 0 | 100.00% |

=====Toggle Details=====

Toggle Coverage for instance /\adder_tb#a1 --

| | Node | 1H->0L | 0L->1H | "Coverage" |
|--|--------|--------|--------|------------|
| | ----- | ----- | ----- | ----- |
| | A[0-3] | 1 | 1 | 100.00 |
| | B[0-3] | 1 | 1 | 100.00 |
| | C[4-0] | 1 | 1 | 100.00 |
| | clk | 1 | 1 | 100.00 |
| | reset | 1 | 1 | 100.00 |

Total Node Count = 15

Toggled Node Count = 15

Untoggled Node Count = 0

Toggle Coverage = 100.00% (30 of 30 bins)

Total Coverage By Instance (filtered view): 100.00%

Second Task

```
priority_enc.v > ...
1  module priority_enc (
2  input  clk,
3  input  rst,
4  input  [3:0] D,
5  output reg [1:0] Y,
6  output reg valid
7  );
8
9  always @(posedge clk) begin
10     if (rst)
11         Y <= 2'b0;
12     else
13         casex (D)
14             4'b1000: Y <= 0;
15             4'bX100: Y <= 1;
16             4'bXX10: Y <= 2;
17             4'bXXX1: Y <= 3;
18         endcase
19     valid <= (~|D)? 1'b0: 1'b1;
20 end
21 endmodule
22
```

Test:

```
priority_tb.sv > priority_enc_tb
1  module priority_enc_tb();
2
3  reg clk, rst;
4  reg [3:0] D;
5  wire [1:0] Y;
6  wire valid;
7
8
9  priority_enc pe(.);
10
11
12  integer ErrorCount = 0, CorrectCount = 0;
13
14  initial begin
15      clk = 0;
16      forever
17          #2 clk = ~clk;
18  end
19
20
21  initial begin
22      D = 4'b0;
23      assert_reset;
24
25      D = 4'b1000;
26      check_outputs(2'b0, 1);
27
28      D = 4'b0100;
29      check_outputs(2'b01, 1);
30      D = 4'b1100;
31      check_outputs(2'b01, 1);
32
33      D = 4'b0010;
34      check_outputs(2'b10, 1);
35      D = 4'b1100;
36      check_outputs(2'b01, 1);
37
38      D = 4'b0110;
39      check_outputs(2'b10, 1);
40      D = 4'b1010;
41      check_outputs(2'b10, 1);

```

```

41     check_outputs(2'b10, 1);
42     D = 4'b1110;
43
44     check_outputs(2'b10, 1);
45     D = 4'b0001;
46     check_outputs(2'b11, 1);
47     D = 4'b0011;
48     check_outputs(2'b11, 1);
49     D = 4'b0101;
50
51     check_outputs(2'b11, 1);
52     D = 4'b1001;
53     check_outputs(2'b11, 1);
54     D = 4'b1101;
55
56     check_outputs(2'b11, 1);
57     D = 4'b0111;
58     check_outputs(2'b11, 1);
59     D = 4'b1111;
60     check_outputs(2'b11, 1);
61
62     D = 4'b1011;
63     check_outputs(2'b11, 1);
64     D = 4'b0;
65     check_outputs(2'bXX, 0);
66
67     $display("Number of -correct checks = %0d, - Number of Errors = %0d", CorrectCount, ErrorCount);
68     $stop;
69 end
70
71 task check_outputs(input [3:0] Y_expected, input valid_expected);
72     @(negedge clk);
73     if (Y != Y_expected && valid_expected != valid)begin
74         $display("Error in Y_expected = %b, Y = %b, valid = %b, valid_ex = %b", Y_expected, Y, valid, valid_expected);
75         ErrorCount++;
76     end
77     else begin
78         CorrectCount++;
79     end
80 endtask

```

```

82
83     task assert_reset;
84         rst = 0;
85         @(negedge clk);
86         rst = 1;
87         @(negedge clk);
88         if (Y != 2'b0 && valid != 0)begin
89             $display("Error in rst activation");
90             ErrorCount++;
91         end
92         rst = 0;
93     endtask
94
95 endmodule

```

Transcript:

```

# Loading work.priority_enc_tb(fast)
# Loading work.priority_enc(fast)
# Number of -correct checks = 16, - Number of Errors = 0
# ** Note: $stop      : priority_tb.sv(62)
#   Time: 72 ns  Iteration: 1  Instance: /priority_enc_tb
# Break in Module priority_enc_tb at priority_tb.sv line 62

```

Code Coverage Report:

```
=====
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              7       7       0    100.00%

=====Branch Details=====

Branch Coverage for instance /\priority_enc_tb#pe

  Line      Item      Count    Source
  ----      -
  File priority_enc.v
  -----IF Branch-----
  10              19    Count coming in to IF
  10              1      if (rst)
  12              18      else
Branch totals: 2 hits of 2 branches = 100.00%

  -----CASE Branch-----
  13              18    Count coming in to CASE
  14              1      4'b1000: Y <= 0;
  15              3      4'bX100: Y <= 1;
  16              4      4'bXX10: Y <= 2;
  17              8      4'bXXX1: Y <= 3;
  17              2      All False Count
Branch totals: 5 hits of 5 branches = 100.00%

Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Statements            7       7       0    100.00%

=====Statement Details=====

Statement Coverage for instance /\priority_enc_tb#pe --

  Line      Item      Count    Source
  ----      -
  File priority_enc.v
  1              module priority_enc (
  2              input  clk,
  3              input  rst,
  4              input  [3:0] D,
  5              output reg  [1:0] Y,
  6              output reg valid
  7              );
  8
  9              1          19    always @(posedge clk) begin
  10              1          1      if (rst)
  11              1          1          Y <= 2'b0;
  12              else
  13              casex (D)
  14              1          1          4'b1000: Y <= 0;
  15              1          3          4'bX100: Y <= 1;
  16              1          4          4'bXX10: Y <= 2;
  17              1          8          4'bXXX1: Y <= 3;
  18              endcase
  19              1          19    valid <= (~|D)? 1'b0: 1'b1;

Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles              18      18       0    100.00%

=====Toggle Details=====

Toggle Coverage for instance /\priority_enc_tb#pe --

  Node      1H->0L    0L->1H    "Coverage"
  -----
  D[0-3]      1          1      100.00
  Y[1-0]      1          1      100.00
  clk         1          1      100.00
  rst         1          1      100.00
  valid       1          1      100.00

Total Node Count    =      9
Toggled Node Count  =      9
Untoggled Node Count =      0

Toggle Coverage     =    100.00% (18 of 18 bins)

Total Coverage By Instance (filtered view): 100.00%

End time: 01:06:41 on Mar 07,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
```

Task 3

```
ALU.v > ...
1  module ALU_4_bit (
2      input  clk,
3      input  reset,
4      input  [1:0] Opcode, // The opcode
5      input  signed [3:0] A, // Input data A in 2's complement
6      input  signed [3:0] B, // Input data B in 2's complement
7
8      output reg signed [4:0] C // ALU output in 2's complement
9
10     );
11
12     reg signed [4:0] Alu_out; // ALU output in 2's complement
13
14     localparam      Add      = 2'b00; // A + B
15     localparam      Sub      = 2'b01; // A - B
16     localparam      Not_A    = 2'b10; // ~A
17     localparam      ReductionOR_B = 2'b11; // |B
18
19     // Do the operation
20     always @* begin
21         case (Opcode)
22             Add:      Alu_out = A + B;
23             Sub:      Alu_out = A - B;
24             Not_A:     Alu_out = ~A;
25             ReductionOR_B: Alu_out = |B;
26             default:  Alu_out = 5'b0;
27         endcase
28     end // always @ *
29
30     // Register output C
31     always @(posedge clk or posedge reset) begin
32         if (reset)
33             C <= 5'b0;
34         else
35             C <= Alu_out;
36     end
37
38 endmodule
39
```

The Perfect Testbench ever:

```
ALU_tb.v > ALU_4_bit_tb
1  module ALU_4_bit_tb;
2      reg clk;
3      reg reset;
4      reg [1:0] Opcode; // The opcode
5      reg signed [3:0] A; //data A in 2's complement
6      reg signed [3:0] B; // Input data B in 2's complement
7      wire signed [4:0] C; // ALU output in 2's complement
8
9      localparam MAXPOS = 7, ZERO = 0, MAXNEG = -8;
10
11      int ErrorCount = 0;
12      int CorrectCount = 0;
13
14      ALU_4_bit alu4(.);
15
16      initial begin
17          clk = 0;
18
19          forever begin
20              #10 clk = ~clk;
21          end
22      end
23
24      initial begin
25          A = 0;
26          B = 0;
27          Opcode = 0;
28          assert_reset;
29          Opcode_00;
30          Opcode_01;
31          Opcode_10;
32          Opcode_11;
33
34          ////////// Just to make 100% Code coverage
35          Opcode_00;
36          //////////
37
38          Opcode_xx;
39
40          $display("corrects = %0d, Errors = %0d", CorrectCount, ErrorCount);
41          $stop;
42      end
```

this is the main testbench program

You must guessed that Opcode_00, Opcode_01 , Opcode_10, Opcode_11, and Opcode_xx
Are just **TASKS**
Here are the declaration of all tasks:

```
////////////////////////////////////
task assert_reset;
    // Toggle from 0 to 1
    reset = 0;
    @(negedge clk);
    reset = 1; // This line explicitly creates a 0 -> 1 toggle
    @(negedge clk);

    // Check the reset functionality
    if (C != 5'b0) begin
        $display("Reset Error");
        ErrorCount++;
    end else
        CorrectCount++;

    // Toggle back to 0
    reset = 0;
endtask
////////////////////////////////////
task check_result(input signed [4:0] value);
    @(negedge clk);
    if (C != value)begin
        $display("Error A = %0d, b = %0d, c = %0d, value = %0d", A, B, C, value);
        ErrorCount++;
    end
    else begin
        CorrectCount++;
    end
    reset = 0;
endtask
////////////////////////////////////
task Opcode_00;
    Opcode = 2'b00;
    A = MAXPOS; B = MAXPOS;
    check_result(14);
    A = MAXPOS; B = MAXNEG;
    check_result(-1);
    A = MAXNEG; B = MAXPOS;
    check_result(-1);
    A = MAXNEG; B = MAXNEG;
    check_result(-16);
    A = MAXPOS; B = ZERO;
    check_result(7);
    A = ZERO; B = MAXPOS;
    check_result(7);
    A = MAXNEG; B = ZERO;
    check_result(-8);
    A = ZERO; B = MAXNEG;
    check_result(-8);
    A = ZERO; B = ZERO;
    check_result(0);
endtask
////////////////////////////////////
```

```

////////////////////////////////////
task Opcode_01;
    Opcode = 2'b01;
    A = MAXPOS; B = MAXPOS;
    check_result(0);
    A = MAXPOS; B = MAXNEG;
    check_result(15);
    A = MAXNEG; B = MAXPOS;
    check_result(-15);
    A = MAXNEG; B = MAXNEG;
    check_result(0);
    A = MAXPOS; B = ZERO;
    check_result(7);
    A = ZERO; B = MAXPOS;
    check_result(-7);
    A = MAXNEG; B = ZERO;
    check_result(-8);
    A = ZERO; B = MAXNEG;
    check_result(8);
    A = ZERO; B = ZERO;
    check_result(0);
endtask
////////////////////////////////////

```

```

////////////////////////////////////
task Opcode_10;
    Opcode = 2'b10;
    A = MAXPOS; B = MAXPOS;
    check_result(MAXNEG);
    A = MAXPOS; B = MAXNEG;
    check_result(MAXNEG);
    A = MAXNEG; B = MAXPOS;
    check_result(MAXPOS);
    A = MAXNEG; B = MAXNEG;
    check_result(MAXPOS);
    A = MAXPOS; B = ZERO;
    check_result(MAXNEG);
    A = ZERO; B = MAXPOS;
    check_result(-1);
    A = MAXNEG; B = ZERO;
    check_result(MAXPOS);
    A = ZERO; B = MAXNEG;
    check_result(-1);
    A = ZERO; B = ZERO;
    check_result(-1);
endtask
////////////////////////////////////

```

```

////////////////////////////////////
task Opcode_11;
    Opcode = 2'b11;
    A = MAXPOS; B = MAXPOS;
    check_result(1);
    A = MAXPOS; B = MAXNEG;
    check_result(1);
    A = MAXNEG; B = MAXPOS;
    check_result(1);
    A = MAXNEG; B = MAXNEG;
    check_result(1);
    A = MAXPOS; B = ZERO;
    check_result(0);
    A = ZERO; B = MAXPOS;
    check_result(1);
    A = MAXNEG; B = ZERO;
    check_result(0);
    A = ZERO; B = MAXNEG;
    check_result(1);
    A = ZERO; B = ZERO;
    check_result(0);
endtask
////////////////////////////////////

```


TASK 4

Sorry for not doing that....