

### First Task

## The code edited to make sure that coverage is 100%:

```
vlib work
vlib work
vlog lab_1.v lab_1_tb.sv +cover -covercells
vsim -voptargs=+acc work.adder_tb -cover
add wave *
coverage save adder_tb.ucdb -onexit -du work.adder
run -all
```

#### Coverage Report:

```
Hits Misses Coverage
   Enabled Coverage
                                     0 100.00%
                        30
                               30
  Toggles
Toggle Coverage for instance /\adder_tb#a1 --
                                Node 1H->0L 0L->1H "Coverage"
                                                         100.00
Total Node Count
Toggled Node Count =
Untoggled Node Count =
Toggle Coverage =
                  100.00% (30 of 30 bins)
Total Coverage By Instance (filtered view): 100.00%
```

## **Second Task**

#### **Test:**

```
priority_tb.sv > 
priority_enc_tb
      module priority_enc_tb();
      reg [3:0] D;
wire [1:0] Y;
      priority_enc pe(.*);
      integer ErrorCount = 0, CorrectCount = 0;
              #2 clk = ~clk;
      initial begin D = 4'b0;
          assert_reset;
          D = 4'b1000;
          check_outputs(2'b0, 1);
          D = 4'b0100;
          check_outputs(2'b01, 1);
          D = 4'b1100;
          check_outputs(2'b01, 1);
          D = 4'b0010;
          check_outputs(2'b10, 1);
          D = 4'b1100;
          check_outputs(2'b01, 1);
          D = 4'b0110;
          check_outputs(2'b10, 1);
          D = 4'b1010;
          check_outputs(2'b10, 1);
```

#### **Transcript:**

```
# Loading work.priority_enc_tb(fast)
# Loading work.priority_enc(fast)
# Number of -correct checks = 16, - Number of Errors = 0
# ** Note: $stop : priority_tb.sv(62)
# Time: 72 ns Iteration: 1 Instance: /priority_enc_tb
# Break in Module priority_enc_tb at priority_tb.sv line 62
```

**Code Coverage Report:** 

```
Branch Coverage:
Enabled Coverage
                                      Misses Coverage
                                       0 100.00%
  Branches
Branch Coverage for instance /\priority_enc_tb#pe
 File priority_enc.v
                  -----IF Branch-----
                                      Count coming in to IF if (rst) else
10
10 1
12 1
Branch totals: 2 hits of 2 branches = 100.00%
                                      Count coming in to CASE

4'b1000: Y <= 0;

4'bX100: Y <= 1;

4'bXX10: Y <= 2;

4'bXXX1: Y <= 3;
Branch totals: 5 hits of 5 branches = 100.00%
Statement Coverage:
Enabled Coverage
                        Bins Hits Misses Coverage
                         7 7 0 100.00%
 -----Statement Details-----
 Statement Coverage for instance /\priority_enc_tb#pe --
     Line
                   Item
                                               Count
                                                         Source
   File priority enc.v
                                                          module priority_enc (
                                                         input clk,
input rst,
input [3:0] D,
output reg [1:0] Y,
output reg valid
                                                          always @(posedge clk) begin
                                                           if (rst)
                                                               Y <= 2'b0;
                                                           else
                                                            casex (D)
4'b1000: Y <= 0;
     14
                                                                     4'bX100: Y <= 1;
                                                   4
                                                                     4'bXX10: Y <= 2;
     17
                                                                     4'bXXX1: Y <= 3;
     18
                                                            endcase
                                                  19
                                                            valid <= (~|D)? 1'b0: 1'b1;
     19
 Toggle Coverage:
     Enabled Coverage
                                     Bins
                                                Hits
                                                        Misses Coverage
                                                         0 100.00%
     Toggles
 Toggle Coverage for instance /\priority_enc_tb#pe --
                                                            1H->0L
                                                                         0L->1H "Coverage"
                                                D[0-3]
                                                                                    100.00
                                                Y[1-0]
                                                                                      100.00
                                                  clk
                                                                                      100.00
                                                   rst
                                                                                      100.00
                                                 valid
                                                                                      100.00
 Total Node Count
 Toggled Node Count =
                                   9
 Untoggled Node Count =
                                   0
 Toggle Coverage
                     = 100.00% (18 of 18 bins)
 Total Coverage By Instance (filtered view): 100.00%
 End time: 01:06:41 on Mar 07,2025, Elapsed time: 0:00:00
 Errors: 0, Warnings: 0
```

## Task 3

#### The Perfect Testbench ever:

```
| Description |
```

You must guessed that Opcode\_oo, Opcode\_o1, Opcode\_10, Opcode\_11, and Opcode\_xx Are just **TASKS** 

Here are the declaration of all tasks:

```
task assert_reset;
   reset = 1; // This line explicitly creates a 0 -> 1 toggle
   @(negedge clk);
   if (C != 5'b0) begin
       $display("Reset Error");
       ErrorCount++;
   end else
       CorrectCount++;
task check_result(input signed [4:0] value);
    if (C !== value)begin
       $display("Error A = %0d, b = %0d, c = %0d, value = %0d", A, B, C, value);
       ErrorCount++;
      CorrectCount++;
 task Opcode_00;
     Opcode = 2'b00;
     A = MAXPOS; B = MAXPOS;
     check_result(14);
     A = MAXPOS; B = MAXNEG;
     check_result(-1);
     A = MAXNEG; B = MAXPOS;
     check_result(-1);
     A = MAXNEG; B = MAXNEG;
     check_result(-16);
     A = MAXPOS; B = ZERO;
     check_result(7);
     A = ZERO; B = MAXPOS;
     check_result(7);
     A = MAXNEG; B = ZERO;
     check_result(-8);
     A = ZERO; B = MAXNEG;
     check_result(-8);
     A = ZERO; B = ZERO;
     check_result(0);
```

```
task Opcode_01;
    Opcode = 2'b01;
    A = MAXPOS; B = MAXPOS;
    check_result(0);
    A = MAXPOS; B = MAXNEG;
    check result(15);
    A = MAXNEG; B = MAXPOS;
    check_result(-15);
    A = MAXNEG; B = MAXNEG;
    check_result(0);
    A = MAXPOS; B = ZERO;
    check_result(7);
    A = ZERO; B = MAXPOS;
    check_result(-7);
    A = MAXNEG; B = ZERO;
    check_result(-8);
    A = ZERO; B = MAXNEG;
    check_result(8);
    A = ZERO; B = ZERO;
    check_result(0);
task Opcode_10;
   Opcode = 2'b10;
   A = MAXPOS; B = MAXPOS;
   check_result(MAXNEG);
   A = MAXPOS; B = MAXNEG;
   check_result(MAXNEG);
   A = MAXNEG; B = MAXPOS;
   check_result(MAXPOS);
   A = MAXNEG; B = MAXNEG;
   check_result(MAXPOS);
   A = MAXPOS; B = ZERO;
   check result(MAXNEG);
   A = ZERO; B = MAXPOS;
   check_result(-1);
   A = MAXNEG; B = ZERO;
   check_result(MAXPOS);
   A = ZERO; B = MAXNEG;
   check_result(-1);
   A = ZERO; B = ZERO;
   check_result(-1);
endtask
```

```
task Opcode_11;
   Opcode = 2'b11;
   A = MAXPOS; B = MAXPOS;
   check result(1);
   A = MAXPOS; B = MAXNEG;
   check_result(1);
   A = MAXNEG; B = MAXPOS;
   check_result(1);
   A = MAXNEG; B = MAXNEG;
   check_result(1);
   A = MAXPOS; B = ZERO;
   check result(0);
   A = ZERO; B = MAXPOS;
   check_result(1);
   A = MAXNEG; B = ZERO;
   check_result(0);
   A = ZERO; B = MAXNEG;
   check_result(1);
   A = ZERO; B = ZERO;
   check_result(0);
```

```
task Opcode_xx;
            Opcode = 2'bXX;
            A = MAXPOS; B = MAXPOS;
            check_result(0);
            A = MAXPOS; B = MAXNEG;
            check_result(0);
            A = MAXNEG; B = MAXPOS;
            check_result(0);
            A = MAXNEG; B = MAXNEG;
            check_result(0);
            A = MAXPOS; B = ZERO;
            check_result(0);
            A = ZERO; B = MAXPOS;
            check_result(0);
            A = MAXNEG; B = ZERO;
            check_result(0);
            A = ZERO; B = MAXNEG;
            check_result(0);
            A = ZERO; B = ZERO;
            check_result(0);
Loading work.ALU 4 bit(fast)
corrects = 55, Errors = 0
* * Note: $stop : ALU_tb.sv(41)
      Time: 1120 ns Iteration: 1 Instance: /A
Francis de Madala Stit A bda ab aa Stit ab aa 1d
```

#### 100% code coverage

```
Toggle Coverage:
    Enabled Coverage
                              Bins Hits Misses Coverage
                                         44 0 100.00%
   Toggles
                                 44
-----Toggle Details------
Toggle Coverage for instance /\ALU_4_bit_tb#alu4 --
                                           Node 1H->0L 0L->1H "Coverage"
                                   A[0-3] 1 1 100.00
Alu_out[4-0] 1 1 100.00
B[0-3] 1 1 100.00
C[4-0] 1 1 100.00
Opcode[0-1] 1 1 100.00
clk 1 1 100.00
reset 1 1 100.00
Total Node Count =
                           22
Toggled Node Count =
                           22
Untoggled Node Count =
                            0
Toggle Coverage = 100.00% (44 of 44 bins)
Total Coverage By Instance (filtered view): 100.00%
```

# TASK 4

Sorry for not doing that....