Intermediate Representations in Imperative Compilers: A Survey

JAMES STANIER and DES WATSON, University of Sussex

Compilers commonly translate an input program into an intermediate representation (IR) before optimizing it and generating code. Over time there have been a number of different approaches to designing and implementing IRs. Different IRs have varying benefits and drawbacks. In this survey, we highlight key developments in the area of IR for imperative compilers, group them by a taxonomy and timeline, and comment on the divide between academic research and real-world compiler technology. We conclude that mainstream compilers, especially in the multicore era, could benefit from further IR innovations.

Categories and Subject Descriptors: D.3.4 [**Programming Languages**]: Processors—Compilers, Optimization, Retargetable compilers

General Terms: Languages, Performance

Additional Key Words and Phrases: Compilers, intermediate representations, optimization

ACM Reference Format:

Stanier, J. and Watson, D. 2013. Intermediate representations in imperative compilers: a survey. ACM Comput. Surv. 45, 3, Article 26 (June 2013), 27 pages.

DOI: http://dx.doi.org/10.1145/2480741.2480743

1. INTRODUCTION

Compilers are an essential tool in software development. Without compilers, we would not have efficient support for the wide variety of expressive high-level programming languages available today. Better compilers have allowed for more powerful programming languages, raising the level of abstraction for the programmer and making code easier to write. However, compilers do more than just translating source code into target code. They are also able to optimize the source program in order to make it better by some criteria. For example, the user may want the smallest code possible or the fastest code. Since compilers can (and should) optimize code, it makes sense to translate the source program into a data structure which makes optimization easier.

A compiler commonly constructs an *intermediate representation* (IR) [Aho et al. 2006], which is an internal form of a program created during compilation [Tremblay and Sorenson 1985]. This structure forms the start and end point of a number of analyses and transformations performed during compilation. Many compilers use more than one IR during the course of compilation [Torczon and Cooper 2007].

The course of compilation is as follows. Figure 1 shows a typical compiler structure as a number of phases. To begin with, the source program is read into the compiler and split into its atomic syntactic components by the lexical analyzer. These syntactic components are called tokens and are passed to the syntax analyzer, where their order is inspected against a formal definition of the language to ensure the source program

Authors' address: J. Stanier and D. Watson, School of Informatics, University of Sussex, Falmer, Brighton, BN1 9QJ, UK.; corresponding author's email: jamiestanier@gmail.com.

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies show this notice on the first page or initial screen of a display along with the full citation. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept., ACM, Inc., 2 Penn Plaza, Suite 701, New York, NY 10121-0701 USA, fax +1 (212) 869-0481, or permissions@acm.org.

© 2013 ACM 0360-0300/2013/06-ĀRT26 \$15.00 DOI: http://dx.doi.org/10.1145/2480741.2480743

J. Stanier is supported by a studentship from the EPSRC.

26:2 J. Stanier and D. Watson




Fig. 1. A typical compiler structure split into phases.

is syntactically correct. Typically a syntax tree and symbol table are produced by this stage, and these data structures are used by the semantic analyzer to perform type checking and type conversions, amongst other analyses concerned with correctness. After this stage, the IR is generated. The IR can then be used to perform a number of analyses and transformations to improve the program. Then, the target machine code is generated from the IR. The *front-end* of a compiler is considered to be all phases before optimization on the IR, that is, the lexical analyzer, syntax analyzer, and semantic analyzer. The *back-end* is commonly considered to be all phases after machine-independent optimization: namely all stages of code generation.

The IR is not just present to act as a vehicle for code optimization. It can play a key role in compiler implementation, where front-ends (for different source languages) and back-ends (for different target architectures) can share a common IR, resulting in a significant reduction of effort when implementing multiple compilers. This idea has existed since Conway [1958], but it has never been implemented for all source languages and target architectures, although the use of a common IR for a small range of similar programming languages is not uncommon.

Currently, there are a wide variety of different IRs in use, both in the literature and in real-world compilers. Different IRs are used for different purposes, and each has its own benefits and drawbacks. The first objective of this article is to provide a detailed overview of the IR landscape for imperative compilers. To accomplish this, we propose an IR taxonomy then identify the components and design purposes of different IRs and group them accordingly. The second objective is to look at the size of the technology gap between academic or commercial research and real-world compilers in terms of their IRs. We do this by providing a timeline of IR developments in research and surveying the IR technology used in current compilers. We are unaware of any survey of IRs, apart from two existing bibliographies [Chow and Ganapathi 1983; Ottenstein 1984].

Section 2 outlines some terms and definitions we will be using in this article. In Section 3, we outline our taxonomy. Section 4 looks at what we call linear IRs, that is, those that are text-based pseudoinstructions for an abstract machine. Section 5 looks at what we call graphical IRs, that is, those that are represented as a graph. The categorization of linear versus graphical IRs is not perfect, and in many cases, compilers use components of both. However, we divide them in this way to better show their features. Section 6 classifies the IRs, explores the difference between IR usage in academia and real-world compilers, and comments on how IR choice is important depending on the compilation goal. Section 7 concludes.

2. TERMS AND DEFINITIONS

Before we present our taxonomy, we will outline some terms and definitions that are used repeatedly throughout this paper. First, we frequently refer to the definition of a *directed graph*, which is an ordered pair G = (V, E) comprising of a set V of nodes and a set E of edges, where $E \in V \times V$. Many IRs are represented as graphs. A *path* from a vertex v_0 to v_n in a graph is a sequence of nodes $v_0, v_1, \ldots, v_{n-1}, v_n$ which all are connected by edges in E. If a path v_0, \ldots, v_0 exists in E, then the graph has a cycle and is therefore called cyclic. If no such path exists, the graph is acyclic [Biggs 1993].

```
a = b + c;
x = 0;
loop:
    x = a * d;
    if(x < a) goto loop;
if(x == y)
    z = e;
else
    z = f;
y = z + 1;
return y;
```

Fig. 2. Some example code containing an if statement and a while loop.

A strongly connected component of a graph is a subgraph in which all nodes in the subgraph are reachable by all other nodes in the subgraph. A back edge in a directed graph is one that points to an ancestor in a depth-first traversal. A bipartite graph is a set of graph nodes, which when decomposed into two disjoint sets, no two graph nodes within the same set are adjacent. Single-entry, single-exit (SESE) analysis finds subgraphs of a directed graph that have exactly one incoming edge and one outgoing edge.

We also refer to dependence relationships in programs. The first of these is *control dependence*. Control dependence arises from execution order constraints within the program. For example, consider the code fragment in Figure 2. Here, the value that is assigned to z is control-dependent on the outcome of the if statement guard: if it evaluates to true, then z = e, else z = f. Similarly, the value assigned to x is control-dependent on the while loop guard: if it evaluates to true, then the loop iterates setting x = a * d, else it stops iterating and no more assignments to x occur. The second is data dependence. This arises from the flow of data in the program. In Figure 2, the statement x = a * d has a data dependence on the previous statement a = b + c, since the latter must execute for the result of a to be available for the execution of the former. Related to data dependence, a def-use chain for a variable connects a definition of that variable to all of the uses it may reach.

We also refer to whether a program exhibits reducible control flow. If a program does not have reducible control flow, then it is irreducible. Irreducible programs prevent compilers from optimizing loops. Given a directed graph, it is reducible if we can repeatedly perform transformations T_1 and T_2 until the graph has been transformed into a single node. The resulting graph is called the $limit\ graph$. Assuming we are analyzing a directed graph G, the transformations are as follows.

- $-T_1$ Suppose n is a node in G with a *self-loop*, that is, an edge from n to itself. Transformation T_1 on node n is the removal of this self-loop.
- $-T_2$ Let n_1 and n_2 be nodes in G such that n_2 has the unique direct ancestor n_1 , and n_2 is not the initial node. Then transformation T_2 on node pair (n_1, n_2) is merging nodes n_1 and n_2 into one node, named n_1/n_2 , and deleting the unique edge between them [Hecht and Ullman 1972].

These transformations are confluent: the same limit graph will be reached regardless of the order of application. If there is more than one node in the limit graph, the CFG is said to be irreducible.

Trees are data structures that feature often in compilation. A tree consists of one or more nodes. Exactly one node is the root of the tree. All nodes except the root have exactly one parent; the root has no parents. Edges connect parents to children. A node with no children is called a leaf. Nodes with one or more children are called interior

26:4 J. Stanier and D. Watson

Structure	Dependence	Content
Linear	None	Full
Graphical (cyclic)	Control	Partial
Graphical (acyclic)	Data	
	Hybrid	

Fig. 3. A simple IR taxonomy.

nodes. Preorder and postorder traversals are two special cases of depth-first search in which the children of each node are visited left to right. Compilers often traverse trees and then perform some action at each node. If an action is done when a node is first visited, then the traversal is preorder. If it is done when the node is left for the last time, then the traversal is postorder.

Construction of an IR is the process that builds it from whichever form an input program is in. Destruction of an IR is the process that translates it into some target format, whether that be machine code or another IR.

3. IR TAXONOMY

We now present a simple IR taxonomy (Figure 3) which we will use to group IRs. The taxonomy consists of three categories in which IRs can exhibit characteristics. The first category is *structure*. The structure of an IR can be divided into two broad subcategories.

- —*Linear*. The IR represents pseudocode for a machine. This varies from relatively high-level instructions, to low-level instructions, similar to assembly language.
- —*Graphical*. The IR represents program information in the form of a graph.

We choose to split graphical IRs into two further subcategories: *cyclic* and *acyclic*, based on these graph theoretic properties. The second category is the *dependence* information represented.

- —None. The IR is not designed to highlight any dependence information.
- —*Control*. The IR represents relationships explicitly in terms of the control dependences between variables or sequences of instructions in the program.
- —Data. The IR represents relationships explicitly in terms of the data dependences between variables or sequences of instructions in the program.
- —*Hybrid*. The IR highlights both control and data dependence information.

The third category is the program *content* contained within the IR.

- —*Full*. The compiler is able to generate target code with only the information present in the IR.
- —*Partial*. The compiler requires more information, stored externally from the IR, in order to generate target code.

In this article, we categorize the IRs mentioned according to this taxonomy and use this information to identify IR trends over time. Of these three taxonomy dimensions, the article will be organized along the structure dimension. We show the other dimensions in Table I.

4. LINEAR IRS

All linear IRs consist of sequences of instructions. However, the format and complexity of these instructions varies. Linear IRs are still used regularly within mainstream compilers. Often, even when a graphical IR is used, a linear IR will be used either alongside, before, or afterwards, for example, in the front-end after flattening a syntax

IR	Structure	Dependence	Content	
Polish Notation	Linear	None	Partial	
Extended Polish	Linear	None	Full	
Triples/Quadruples	Linear	None	Partial	
3AC	Linear	None	Full	
SSA	Linear	Data	Partial	
GSA	Linear	Data	Full	
AST/Parse Tree	Graphical (acyclic)	None	Full	
DAG	Graphical (acyclic)	Data	Full	
CFG	Graphical (cyclic)	Control	Full	
Superblocks	Graphical (cyclic)	Control	Full	
SSA Graph	Graphical (cyclic)	Data	Partial	
DFG	Graphical (cyclic)	Data	Partial	
PDG	Graphical (cyclic)	Hybrid	Full	
PDW	Graphical (cyclic)	Hybrid	Full	
VDG	Graphical (cyclic)	Data	Full	
VSDG	Graphical (acyclic)	Data	Full	
Click's IR	Graphical (cyclic)	Hybrid	Full	
Dependence Flow Graph	Graphical (cyclic)	Data	Full	

Table I. Classification of IRs According to the Taxonomy of Figure 3

tree or in the back-end before code generation. Linear IRs can also be contained within graphical IRs, such as the control flow graph, as we will see later.

In the early days of compilation, many linear IRs were developed as part of commercial or unpublished software, so the exact original specifications are not always available. We summarize these under classical representations.

4.1. Classical Representations

One of the earliest forms of linear IR was based on *Polish notation*. This was originally developed as a parenthesis-free mathematical notation [Eukasiewicz 1957] and exists in prefix and postfix forms. This notation was used in a number of early compilers. The expression

$$(1+2)*3$$

can be represented in prefix notation in the following way.

Alternatively, it can be represented in postfix notation as

Postfix Polish notation has been used as it is an efficient IR for generating code for a stack-based machine architecture (e.g., Burroughs mainframe computers [Barton 1961]). To generate code, the IR is simply scanned left to right, with operands being placed on to the stack sequentially and operators being applied immediately to the operands on the stack. Since computer programs contain non-arithmetic operations, extended Polish [Stauffer 1978] describes any extension of Polish notation that can handle additional operations, such as conditional branching, loops, and assignment. All Polish notation statements are referenced by their position in the execution order. Although Polish notation-based IRs are compact, they are difficult to optimize. Additionally, most modern processors use register-based rather than stack-based architectures. Construction of prefix Polish notation can be achieved by a linear preorder

26:6 J. Stanier and D. Watson

walk of the abstract syntax tree (Section 5.1). Construction of postfix Polish notation involves a postorder walk.

Another classical IR is based on *triples* [Aho et al. 2006]. These instructions have three fields: an operator op and two arguments a_1 and a_2 , represented as $\langle op, a_1, a_2 \rangle$ and also referenced by position. The expression (1+2)*3 would be represented by two triples, where the parenthesized numbers in the a_1 or a_2 fields refer to the position of another triple as an operand.

Quadruples extend triples by having four fields: an operator op, two arguments a_1 and a_2 , and a result r, represented as $\langle op, a_1, a_2, r \rangle$. The result field r stores the result of the instruction. (1+2)*3 would be represented as follows.

$$<+, 1, 2, t_0>;$$

 $<*, t_0, 3, t_1>.$

Similarly, *three-address code* (3AC) is a linear IR consisting of a sequence of instructions where there is at most one operator on the right-hand side of an instruction. For example, the expression (1+2)*3 would have to be represented by two 3AC instructions, as there are two operators. This is shown as

$$t_0 = 1 + 2;$$

 $t_1 = t_0 * 3,$

where t_0 and t_1 are temporary variables generated by the compiler. It is possible to represent whole program information using 3AC. Aho et al. [2006] specify a 3AC form that supports assignments, operations, jumps, procedure calls, array indexing, and address and pointer assignments. Triples, quadruples, and 3AC can be generated from a linear inorder walk of the abstract syntax tree.

Many modern compilers use some kind of linear instructions as an IR, either alone or as part of a graph-based IR (Section 5). For example, the popular open-source LLVM compiler [Lattner and Adve 2004] uses 3AC written as pseudo-assembly instructions, and the Java language uses Java bytecode [Lindholm and Yellin 2005] as a linear IR fed to the Java virtual machine. Register Transfer Language [Davidson and Fraser 1980] is a linear IR close to assembly language that has appeared in many compilers, including GCC. These linear IRs support modularity in compiler design, allowing for a clean separation between phases. Some compilers may use high-level languages, such as C, as do IRs also. The choice of linear IR can be highly dependent on the instruction set architecture (ISA) that is being generated. For example, if a compiler was being written for a stack-based machine, then an IR like postfix Polish notation would be advantageous. However, on the x86 ISA, a linear IR, such as a three-address code, would be easier to translate across into target code.

Some compilers use *multilevel IRs*. Here, a linear IR such as 3AC is used in multiple stages. The first stage is often very close to an abstract machine or a high-level language. Then, the compiler lowers the IR closer to the target machine code with every step. The last level before machine code is often very close to the machine code itself. Although this strategy contains more optimization stages than just using one IR, it gives the compiler more opportunity to exploit both high-level and low-level optimizations along the optimization pipeline.

¹http://gcc.gnu.org.

```
\begin{array}{l} a_1 = b_1 + c_1; \\ x_1 = 0; \\ loop: \\ x_2 = \phi(x_1, x_3); \\ x_3 = a_1 * d_1; \\ if(x_3 < a_1) \ goto \ loop; \\ if(x_3 == y_1) \\ z_1 = e_1; \\ else \\ z_2 = f_1; \\ z_3 = \phi(z_1, z_2); \\ y_1 = z_3 + 1; \\ return \ y_1; \end{array}
```

Fig. 4. Transformation of Figure 2 into SSA.

4.2. Static Single Assignment

Static single assignment form (SSA) [Cytron et al. 1991] is widely used as an IR in compilers today. It could be seen as a variant or property of other IRs, such as preceding the linear IRs; however, it is in such widespread use in mainstream and academic compilation that we consider it to be a separate entity. The linear IRs above do not explicitly show any dependence information. Many compiler optimizations require knowledge of the data dependences in a program. SSA is a method that transforms linear IR variables to ensure that each is only assigned to once. SSA is not a language, it is a technique that can be applied to a linear IR. This allows for data-dependence information to be easily discovered, since each use of a variable points to the exact definition. It does this by transforming each variable V into a variable V_i , which only has one assignment. The most recent V_i variable is said to be the most dominating and is always used in a given reference to the variable V. SSA uses pseudo-assignment to handle points in the program where control flow merges. If some assignment to V is dependent on a preceding choice in control flow, such as an if statement or loop, then a ϕ -function is used. This function will create a new definition of V depending on the control flow path taken. We transform our sample code from Figure 2 into SSA in Figure 4. Since x is assigned to in the loop, a ϕ -function specifies that the most recent value of x here may be either the original value x_1 if no iteration occurs, or the value x_3 if iteration does occur. Also, as z is assigned to in the if statement, a ϕ -function generates z_3 for the use in the following assignment to y_1 .

SSA explicitly shows the data dependence relationship between uses of a variable. Since SSA is in *single assignment* form, there cannot be any redefinition of a variable. Converting to SSA form makes various optimizations easier and more powerful, such as global value numbering [Rosen et al. 1988] and constant propagation [Wegman and Zadeck 1991]. The intuition as to why these optimizations are made easier is that by renaming variables with subscripts, it is easy to see where the previous redefinition of that variable is. By converting into SSA form, reaching definition analysis is implicit by observation. SSA can be used in conjunction with any other IR containing linear statements. Converting to SSA before doing a flow-insensitive analysis recovers a certain amount of flow-sensitivity.

Construction of SSA form involves two steps: ϕ -functions being inserted at join nodes in the control flow graph (Section 5.3), and new variables V_i being generated. Cytron et al. [1991] show that SSA can be constructed in O(R), time, where R is the maximum of N, the number of nodes in the control flow graph, E, the number of edges, A_{orig} , the number of original variable assignments, and M_{orig} , the number of original mentions of a variable. However, this construction technique can result in unnecessary ϕ -nodes

26:8 J. Stanier and D. Watson

being inserted, and it was later shown to produce incorrect results in some situations. Bilardi and Pingali [2003] presented an algorithm that only computes the necessary ϕ -functions and competes with the speed of Cytron et al.

SSA form cannot be directly interpreted in order to generate code. Therefore it must be destructed before compilation can continue. This involves using an algorithm that converts ϕ -functions into appropriately-placed copy instructions. The intuition, as given by Briggs et al. [1998] is as follows. To replace an ϕ -function referring to a variable n in a basic block b (Section 5.3), an algorithm inserts a copy operation into each of b's predecessors. The copy moves the value corresponding to the appropriate ϕ -function parameter into n. The number of copy instructions, and hence memory usage in the generated code, increases as the number of ϕ -functions increases. Briggs et al. [1998] showed that the original algorithm for SSA destruction produced incorrect results in some situations and presented a new, correct algorithm. Sreedhar et al. [1999] produced an algorithm that reduced the number of generated copy instructions. Boissinot et al. [2009] revisit the problem of destructing SSA form, improving on speed and memory usage. SSA is a well-studied IR and is used in a number of mainstream compilers, such as GCC and LLVM.

4.3. Gated Single Assignment

In SSA form, ϕ -functions are used to identify points where variable definitions converge. However, they cannot be directly interpreted as they do not specify the condition which determines which of the variable definitions to choose. Thus, after SSA has been constructed and used for optimizations, it must be destructed before code generation can begin. Gated single assignment [Ballance et al. 1990] replaces ϕ -functions with gating functions. These gating functions are used to represent conditional branches and loops. GSA can be directly interpreted without having to perform any destruction techniques, as is necessary in the case of SSA. We take our definition of the gating functions from Tu and Padua [1995].

- —The γ function explicitly represents the condition which determines which ϕ value to select. A γ function is of the form $\gamma(P,V_1,V_2)$, where P is a predicate, and V_1 and V_2 are the values to be selected if the predicate evaluates to true or false, respectively. This can be read simply as if-then-else.
- —The μ function is inserted at loop headers to select the initial and loop-carried values. A μ function is of the form $\mu(V_{init}, V_{iter})$, where V_{init} is the initial input value for the loop, and V_{iter} is the iterative input. ϕ -functions at loop headers are replaced with μ functions.
- —The η function determines the value of a variable when a loop terminates. A η function is of the form $\eta(P, V_{final})$, where P is a predicate and V_{final} is the definition reaching beyond the loop.

We show our example code in Figure 2 translated into GSA in Figure 5. Here, the variables are subject to the same renaming as in SSA. However, the loop uses the μ function at the loop header to determine between the initial and iterative value of x, and the η function at the end of the loop to determine the loop exit value, based on a direct reference to predicate P₁, which explicitly records the control choice in the loop. Also, the assignment to z₃ is represented as a γ function rather than an ϕ function. The γ function has a direct reference to the predicate P₂ that decides the control choice in the if statement, along with the choice between z₁ and z₂ that exists in SSA form. Typically, GSA form is used in conjunction with a graphical IR, such as the control flow graph (Section 5.3). After the original publication, Campbell et al. [1993] further refined the representation, giving more explanation on the context and applications of GSA. It also fixed initial shortcomings with regards to loops and complications on loop exits.

```
a_1 = b_1 + c_1;
x_1 = 0;
loop:
      x_2 = \mu(x_1, x_3);
      x_3 = a_1 * d_1;
      P_1 = (x_3 < a_1)
      if (P1) goto loop;
x_4 = \eta(P_1, x_3);
P_2 = (x_4 == y_1)
if(P2)
      z_1 = e_1;
else
      z_2 = f_1;
z_3 = \gamma(P_2, z_1, z_2);
y_1 = z_3 + 1;
return v1;
```

Fig. 5. Transformation of Figure 2 into GSA.

Construction of GSA is used as an intermediate step in the construction of the program dependence Web (Section 5.8), where an SSA form program dependence graph (PDG) (Section 5.7) is translated to a GSA form PDG. This step takes $O(VN^2)$ operations, where V is the number of variables in the program and N is the number of nodes in the PDG's control dependence graph. Interpreting GSA in this situation is not discussed in detail.

Thinned-GSA [Havlak 1994], a more compact version of GSA, has been used to perform value numbering. Construction of thinned-GSA is shown to take linear time from SSA form. Destruction is not discussed in this article. When GSA is used in conjunction with a graphical IR, destruction is similar to SSA destruction. When it is used alone, destruction is more complicated. Tate et al. [2011] give a destruction algorithm for a similar IR which we believe would be adaptable to GSA. A formal semantics of improved monadic GSA is introduced and used to validate compilation passes in LLVM [Tristan et al. 2011]. Coq proofs show semantic equivalence between these compilation passes.

5. GRAPHICAL IRS

Graphical IRs use nodes and edges to represent a variety of different relationships within a program. Some of the earliest recorded graphical IRs are trees, directed acyclic graphs, and flowgraphs. Often, a combination of a linear and graphical IR is used, for example, instructions in SSA form can be contained within a flowgraph.

5.1. Trees

After lexical analysis and during syntax analysis of the source program, a compiler will commonly generate some form of tree which represents the syntactic structure of the program. There are generally two types of tree which may be constructed: the *abstract syntax tree* (AST) and the *parse tree*. ASTs differ from parse trees, as the interior nodes represent only the essential programming constructs rather than nonterminals in the grammar for the input language. Given some expression, each AST interior node represents an operator, and the children of that node represent the operands of that expression. For example, assume the following expression language grammar in EBNF.

```
E = T \{"+" T\} \mid T.

T = P \{"*" P\} \mid P.

P = a \mid b \mid c.
```

26:10 J. Stanier and D. Watson




Fig. 6. The sentence a * b + c represented as two different tree types.




Fig. 7. DAGs for the expression (a+b)*(b+a)*(c+d), showing both left-associativity and right-associativity.

Given the sentence a * b + c derived from this grammar, we can show the AST and parse tree in Figure 6. Notice that the AST only contains the essential information (the + and * operators and variable names), whereas the parse tree contains all of the nonterminals used in the parse. Syntax tree or parse tree construction is straightforward, especially when a parser is written in a top-down recursive manner. Here, code for creating and annotating the tree can be placed in the actions of the recognizing methods. Code generation is possible directly from the syntax tree; however, optimization is more difficult than with other IRs, since the compiler may need to access data at various points of the tree at any given time, making for complicated tree walking algorithms. In practice, syntax trees are often used for type checking and semantic analysis, then flattened into a different IR, such as 3AC or a directed acyclic graph, before continuing with compilation. Flattening refers to the action of translating a tree structure into linear code. Typically construction and flattening of the AST or parse tree are linear processes, except when backtracking parsers are used.

5.2. Directed Acyclic Graphs

As seen previously, an AST is a structure that has a close correspondence to the input program. However, this means that there may be redundant computations within it, such as multiple copies of particular expressions. If code is generated naïvely from a tree with redundant computations, the resulting code after flattening will contain unnecessary instructions. A directed acyclic graph (DAG) avoids this duplication by allowing nodes to have multiple parent nodes. This allows identical subtrees in the graph to be reused. As well as making the DAG more compact than the corresponding AST resulting in less memory usage, it means that the compiler can generate code that evaluates the subtree once and then uses the result multiple times.

For example, consider the expression (a + b) * (b + a) * (c + d). Here, the subexpressions a + b and b + a are equivalent due to the + operator being commutative, even though they are syntactically different. Figure 7 shows the DAG for this expression.

```
int main(int a, int b) {
    a = b + 1;
    if(b)
        a--;
    while(a < 100)
        a++;
    return a;
}</pre>
```

Fig. 8. Some example code containing an if statement and a while loop.

A DAG can be constructed instead of a syntax tree if, when creating a new node, the parser checks whether an identical node exists. If it does, then edges are connected from this instead. Alternatively, a syntax tree can be translated into a DAG using a value numbering method [Aho et al. 2006]. This technique runs close to linear time when using a hash table to record syntax tree nodes along with their associated numbers. Flattening the DAG into a linear IR requires a linear walk, as per syntax trees.

The DAG is used as the IR in the lcc compiler [Fraser 1991; Fraser and Hanson 1995]. lcc generates only the necessary fragments of the DAG as it parses the program, processes them, then deletes them before continuing. Some compilers use the DAG as a method for improving the existing IR. This is achieved by building the DAG to expose potential redundancies in the code, then transforming the existing IR accordingly. Afterwards it is discarded [Torczon and Cooper 2007].

5.3. Control Flow Graph

The control flow graph (CFG) [Allen 1970] is a directed graph G = (V, E) consisting of nodes V and edges E, with two nodes entry and exit in V, where all control flow enters and exits the graph, respectively. A CFG node is typically either an individual instruction, or a basic block, which is a sequence of instructions with a single entry and a single exit. Edges show possible paths of execution. A CFG is therefore a representation of the control flow structure in the program. When control enters a basic block, it does so at the first instruction and can only leave through the last instruction. Any jump or branching instruction may only appear at the end of a basic block. An edge (a, b)indicates that control may pass from a to b once the last instruction in a has executed. In the CFG, the compiler has usually translated instructions from the input program into a simple linear IR, such as 3AC. Figure 9 shows the example code in Figure 8 represented as a CFG. For brevity, we have represented the conditional test with a? suffix. The edges labeled T and F represent the path taken when the condition evaluates to true or false, respectively. The CFG has a total ordering of instructions, which has usually been enforced by the order in which the programmer (or machine) wrote them in the input program. A CFG represents a single function. For interprocedural control flow to be described, a separate structure called a *call graph* is often used. This is a directed graph with nodes representing functions, and an edge (p,q) exists if function p can call function q.

CFG construction usually occurs from a linear list of instructions, such as 3AC, or it can occur from the AST. Both of these methods take close to linear time. Code can be generated directly from the CFG due to its structure and simplicity. The CFG allows a wide variety of optimizations and transformations can to be performed. It is widely used in the literature and in mainstream compilers.

5.4. Superblocks

The superblock is an IR developed to yield high instruction-level parallelism (ILP) on superscalar and VLIW processors. Within the basic blocks of a CFG, there is a limited

26:12 J. Stanier and D. Watson




Fig. 9. The CFG representation of Figure 8.

amount of ILP, as each instruction follows sequentially. Superblocks allow ILP optimization over the existing basic block boundaries. In order to generate superblocks, a CFG is statically analyzed so that a numerical value is associated with each basic block representing the instruction frequency of that block. This then separates groups of basic blocks into *traces* which represent common paths of execution. Each trace is then combined into a superblock on which optimization is performed. Optimizations include enlarging operations, which increase the size of superblocks so the scheduler can manage larger numbers of instructions, and dependence removing operations, which eliminate data dependences between instructions in frequently executed superblocks, increasing the ILP. Superblocks were implemented in the IMPACT-1 compiler, and benchmark tests showed a 13% to 143% increase in ILP compared to existing techniques [Hwu et al. 1993].

Branch-heavy code can decrease the effectiveness of superblock optimizations because the probability of executing any given path is reduced. Hyperblocks [Mahlke et al. 1995] are constructed by performing if-conversion [Allen et al. 1983], which is a technique for converting control dependence into data dependence by eliminating branches where possible. If branches are eliminated, increased instructions are available to the scheduler. In tests, hyperblocks are shown to perform better than superblocks for higher issue rate processors.

Construction of superblocks begins with the CFG, and the time efficiency of construction is dependent on the static analysis of the program required beforehand. Destruction is not necessary, as like the CFG, it can be directly executed.

5.5. Data Flow Graph

The data flow graph (DFG) [Dennis 1980] is also a directed graph G = (V, E), except edges E now represent the flow of data from the result of one operation to the input of




Fig. 10. The DFG representation of the first two instructions in Figure 2.

another. An instruction executes once all of its input data values have been consumed. When an instruction executes, it produces a new data value which is propagated to other connected instructions. The earliest work on data flow computing is credited to Dennis [1974]. We show the first two instructions of Figure 2 as a DFG in Figure 10. In the diagram, the + and * operations have been annotated with the variable they are being stored into in the original code for clarity. Edges are drawn dashed to show similarities with data flow edges in other IRs presented later.

Whereas the CFG imposes a total ordering on instructions, the DFG has no such concept, nor does the DFG contain whole program information. Thus, target code cannot be generated directly from the DFG. The DFG can be seen as a companion to the CFG, and they can be generated alongside each other. With access to both graphs, many optimizations can be performed effectively. However, keeping both the CFG and the DFG updated and synchronized during optimization can be costly and complicated.

5.6. Def-Use Chains, Use-Def Chains, and SSA Graph

Def-use chains and use-def chains represent the data flow information about variables [Muchnick 1997]. A def-use chain for a variable connects a definition of that variable to all the uses it may flow to. A use-def chain connects a use of a variable to all of the definitions that may flow to it. Typically, they can be represented as a graph or a linked list. These chains can be used to perform static optimizations, such as constant propagation and common subexpression elimination.

SSA, therefore, can be seen as a neat way of showing def-use chains. An SSA graph [Wolfe 1992] is an extension of def-use chains in a graphical form. It consists of vertices which represent operations (such as add and load) or ϕ -functions, and directed edges connect uses of values to their definitions. The edges to a vertex represent the arguments required for that operation, and the edge from a vertex represents the propagation of that operation's result after it has been computed. This graph is therefore a demand-based representation. In order to compute a vertex, we must first demand the results of the operands and then perform the operation indicated on that vertex. The SSA graph can be constructed from a program in SSA form by explicitly adding use-definition chains. There are no explicit nodes for variables in the graph. Instead, an operator node can be seen as the "location" of the value stored in a variable.

The textual representation of SSA is much easier for a human to read compared to a graphical form. However, the primary benefit of representing the input program in this form is that the compiler writer is able to apply a wide array of graph-based optimizations by using standard graph traversal and transformation techniques. It is possible to augment the SSA graph to model memory dependences. This is achieved by adding additional *state edges* that enforce an order on the sequence of operations reading and writing from memory.

26:14 J. Stanier and D. Watson




Fig. 11. The PDG representation of Figure 8.

In the literature, the SSA graph has been used to detect a variety of induction variables in loops [Wolfe 1992], for performing instruction selection techniques [Ebner et al. 2008; Schäfer and Scholz 2007], for operator strength reduction [Cooper et al. 2001], for rematerialization [Briggs et al. 1992], and has been combined with an extended SSA language to aid compilation in a parallelizing compiler [Stoltz et al. 1993]. The reader should note that the exact specification of what constitutes an SSA graph changes from paper to paper. The essence of the IR has been presented here, as each author tends to make small modifications for their particular implementation.

5.7. Program Dependence Graph

The program dependence graph (PDG) [Ferrante et al. 1987] represents both control and data dependences together in one graph. The PDG was developed to aid optimizations requiring reordering of instructions and graph rewriting for parallelism, as the strict ordering of the CFG is relaxed and accompanied by the addition of data dependence information. The PDG is a directed graph G = (V, E), where nodes V are statements, predicate expressions, or region nodes, and edges E represent either control or data dependences. Thus, the set of all edges E has two distinct subsets: the control dependence subgraph E_C and the data dependence subgraph E_D . E_C can be cyclic if a loop is present in the program, since a loop in the PDG is defined by a control back edge forming a strongly connected region. E_D is always acyclic and can be seen as a series of data dependence DAGs for each basic block, which are then connected together based on the data flow through the program. Similar to the CFG, a PDG also has two nodes, ENTRY and EXIT, through which data flow enters and exits the program respectively.

Statement nodes represent instructions in the program. Predicate nodes test a conditional statement and have true and false edges to represent the choice taken on evaluation of the predicate. Region nodes group all nodes with the same control dependences together and order them into a hierarchy. If the control dependence for a region node is satisfied, then it follows that all of its children can be executed. Thus, if a region node has three different control-independent statements as immediate children, then these could potentially be executed in parallel. Our example code is shown as a PDG in Figure 11. Rectangular nodes represent statements, diamond nodes predicates, and circular nodes are region nodes. Solid edges represent control dependence, and dashed edges represent data dependence.

Construction of the PDG is tackled in two steps from the CFG: construction of the control dependence subgraph and construction of the data dependence subgraph. Ferrante et al. [1987] construct the control dependence subgraph in $O(N^2)$ time. The data dependence subgraph can be constructed after aliasing, procedure calls, and side effects are analyzed in the program. This involves constructing a DAG for each basic block and then linking them together. Thus the construction of the data dependence subgraph relies on the type of data dependence analysis used. Harrold et al. [1993] construct the PDG during parsing. Many algorithms were proposed in the literature for generating code from the PDG [Ferrante and Mace 1985; Ferrante et al. 1988; Simons et al. 1990; Ball and Horwitz 1992], but they all were later shown to contain flaws. The only algorithm that claims to be complete and able to handle irreducible programs is that of Steensgaard [1993]. Generating the *minimal size* CFG from a PDG is an NP-complete problem.

In the literature, the PDG is not technically destructed before generating code. Instead, there are well-formedness conditions specified that ensure that a PDG corresponds to a single CFG [Ferrante and Mace 1985]. Generating code from a PDG therefore involves restructuring it so that this well-formedness condition is met, and then generating a CFG or target code by walking it [Steensgaard 1993]. After this has been done, it can be discarded. The PDG's structure has been exploited for generating code for vectorization [Baxter and Bauer 1989; Sarkar 1991] and has also been used in order to perform accurate program slicing [Ottenstein and Ottenstein 1984] and testing [Bates and Horwitz 1993].

5.8. Program Dependence Web

The program dependence Web (PDW) [Ottenstein et al. 1990] is generated by translating the data dependences present in the PDG into GSA (Section 4.3). Thus, it can be seen as a combination of the PDG and GSA in one IR. The motivation for the development of the PDW is that it can be interpreted under three different execution models: control-, data-, and demand-driven. This gives the compiler writer flexibility when developing back-ends for different architectures. Depending on the execution model required, a different *interpretable program graph* (IPG) is extracted from the PDW. The IR was used to compile FORTRAN for data flow architectures but is limited to programs with reducible control flow. The PDW was later modified [Campbell et al. 1993] to improve the handling of loops.

Constructing the PDW is costly. It requires five passes over the PDG to generate the corresponding PDW resulting in a time complexity of $O(N^3)$. Since the PDG is directly interpreted (by walking over the PDG and emitting code), no destruction techniques are discussed. In the demand-driven execution, the IPG consists of the data dependence graph augmented with the gating nodes of GSA and is very similar to the value dependence graph (Section 5.9).

5.9. Value Dependence Graph

The value dependence graph (VDG) [Weise et al. 1994] is a sparse, functional data dependence representation, developed to eliminate the CFG as the basis of analysis and transformation. Representing a program as a VDG only specifies the value (data) flow in a program. A VDG is a directed bipartite graph G = (V, E) consisting of nodes V and edges E. Nodes either represent operations or are *ports* representing operands. Edges connect operation nodes to their operand ports. Each port is produced by exactly one node, or it is not produced by any node (i.e., it is a free value). Primitive nodes implement basic operations, such as arithmetic and constants. Conditional expressions are implemented by γ nodes which function in the same manner as those in GSA form. Function calls are implemented with a call node which takes the name of the function

26:16 J. Stanier and D. Watson




Fig. 12. The VDG representation of Figure 8.

and the function parameters, and produces result ports. Parameter nodes take no operands and produce a parameter value. Function values are produced by λ nodes. Every VDG also contains at least one return node. We show the VDG for our example program with a loop in Figure 12. Value edges are drawn in dashed. Solid edges link call nodes to the node they call.

Implicit machine quantities, such as store contents and I/O channels, must be explicit in the VDG in order to ensure that operations occur in the correct order. Loops are translated into tail-recursive function calls. The authors state that optimizing a program in VDG form is simpler to implement, easier to express formally, and faster than equivalent CFG analysis. An interesting property of the VDG is that is is implicitly in SSA form: for every operator node, that node will have zero or more successors using its value.

The original construction algorithm for the VDG begins from a CFG, where single-entry, single-exit (SESE) analysis is performed. Then, region information is used to decide placement of γ nodes, λ nodes, and call nodes. Next, calls corresponding to unstructured control flow are consolidated. Next, the intermediate graph is symbolically executed in order to produce the VDG. The running time of this construction algorithm is not discussed. A syntax-directed construction approach is considered by Byers et al. [2001]; however, it requires a large quantity of postprocessing phases to remove redundant nodes.

Weise et al. [1994] transform the VDG into a demand-based PDG, where the control flow subgraph is replaced by a demand dependence graph. Then, a PDG sequentialisation technique [Steensgaard 1993] is used to turn this into a CFG. The VDG was used in an experimental C compiler in order to perform partial redundancy elimination without performing redundant code motion. However, the VDG did suffer from a

problem in that "evaluation of the VDG may terminate even if the original program did not" [Weise et al. 1994], making it unsuitable for nonexperimental use; the VDG represented no information about interpretation, ordering, or termination.

5.10. Value State Dependence Graph

The value state dependence graph [Johnson 2004] builds upon the work of the VDG. In order to solve the termination problem with the VDG, the VSDG adds state dependence edges in order to model sequential execution of instructions. A VSDG is a labeled directed graph $G=(N,E_V,E_S,\ell,N_0,N_\infty)$ consisting of nodes N with unique entry node N_0 and exit node N_{∞} , value-dependence edges (drawn solid) $E_V \in N \times N$, and state-dependence edges (drawn dashed) $E_S \in N \times N$. The labeling function ℓ associates each node with an operator. Value dependence edges E_V perform the same function as those in the VDG. State dependence edges E_S represent the essential sequential dependences in the input program. An example of this would be enforcing a store x instruction before a load x instruction, ensuring in no circumstance that this ordering is violated. Like the VDG, the VSDG is explicitly in SSA form. It has two well-formedness conditions. The first is that ℓ and the E_V arity must be consistent. This ensures that a multiplication operator will always have exactly two inputs, and so on. The second is that the VSDG must be acyclic. Nodes in the VSDG represent either operators or constants. Each node has labeled ports in which edges emerge or connect to.

Like the VDG, conditional branches are represented by γ nodes, except these now also return a state as well as data values. Loops are represented differently to the VDG. Here, a θ node is used to model loops. A θ node $\theta(C,I,R,L,X)$ sets its internal value to initial value I. Then, while condition value C holds true, it sets L to the current internal value and updates the internal value with the repeat value R. When C evaluates to false, computation ceases and the internal value is returned through the X port. By default, this node type is cyclic. Therefore, this does not match against one of the VSDG well-formedness conditions. As a result, during compilation, all θ nodes are replaced with two nodes θ^{head} and θ^{tail} , which enclose the loop body. This transformation is defined as a VSDG G being translated into VSDG G^{noloop} form. Given a VSDG G, G^{noloop} is defined to be identical to G except that each θ node θ_i is replaced with two nodes, θ^{head}_i and θ^{tail}_i ; edges to or from ports I and I of θ_i are redirected to θ^{head}_i ; and those to or from ports I, I, and I are redirected to I and I and I are redirected to I and I are redirected to I and I are redirected to I and I and I and I are redirected to I and I and I are redirected to I and I are redirected to

Johnson [2004] constructs the VSDG directly from the AST. However, this is limited to programs with reducible control flow: the occurrence of goto and switch statements causes this construction method to halt. Stanier [2011] constructs the VSDG after performing an interval analysis technique called structural analysis [Sharir 1980], which allows irreducible control flow to be transformed into reducible control flow. Producing linear code from the VSDG has been explored in a number of ways. Johnson adds serializing edges to the graph in order to enforce an order of execution, and inserts split and merge nodes to enable γ nodes to be directly interpreted. However, optimal placement of split nodes was found to be NP-complete [Upton 2003]. Lawrence [2007] presents a framework that involves translating the VSDG into a PDG by encoding a lazy evaluation strategy, similar to functional programming. This restores enough control flow information to continue with code generation.

In addition to being an efficient IR for many traditional optimizations [Johnson 2004], two traditionally antagonistic passes—register allocation and code motion—can be performed at the same time using the VSDG [Johnson and Mycroft 2003]. Also, algorithms for utilizing multiple memory access instructions [Seal 2000] for smaller

26:18 J. Stanier and D. Watson




Fig. 13. The VSDG representation of Figure 8.

code size have been developed [Johnson and Mycroft 2004]. A similar representation to the VSDG called the gated data dependence graph [Upton 2006] has been described, which again uses γ nodes for conditional choice and the concept of state, but uses a μ and η loop representation similar to GSA. Firm² is a data dependence representation also using the concept of state, but the CFG is retained: the graph is built within the CFG basic blocks. More recently, Tate et al. [2009, 2010] used a similar graph, called the program evaluation graph (PEG), in order to optimize by performing equality analysis and translation validation. This work performs optimizations in different sequences in order to produce multiple versions of the same program, and then picks the best version according to heuristics. PEGs have also been used for translation validation separately [Stepp et al. 2011; Tristan et al. 2011.

5.11. Click's IR

Click's IR [Click and Paleczny 1995; Click 1995] is a variation of the PDG based on Petri nets [Petri 1962]. The Petri net model of execution involves control tokens being passed from node to node. Similar to the PDG, the set of edges contains two subgraphs: the control dependence subgraph and the data dependence subgraph. Nodes in the graph represent operations. Region nodes perform the same function as those in the PDG. Phi nodes model SSA pseudo-assignment, and If nodes model conditional branching. Loops are implemented with a Region node at the head, and an If node at the end of the loop body. A back edge links the True projection from the If node to the Region node at the loop head. Construction and destruction of this IR are not discussed in detail. A

²http://www.libfirm.org.

	· ·		
IR	Paper	Citations	
PDG	Ferrante et al. [1987]	1,659	
SSA	Cytron et al. [1991]	1,576	
Superblocks	Hwu et al. [1993]	546	
DFG	Dennis [1980]	507	
CFG	Allen [1970]	262	
PDW	Ottenstein et al. [1990]	202	
SSA graph	Wolfe [1992]	140	
VDG	Weise et al. [1994]	107	
Dependence Flow Graph	Johnson and Pingali [1993]	107	
Click's IR	Click and Paleczny [1995]	22	
VSDG (and similar)	Johnson and Mycroft [2003]	21	

Table II. Number of Citations on Google Scholar for the Paper Originally Describing the IR

Note: Accessed January 2011 and ordered by total number.

modified version of this IR is used in the Java HotSpot server compiler [Paleczny et al. 2001].

5.12. Dependence Flow Graph

The dependence flow graph [Pingali et al. 1990] is an IR designed to be executable and for dependences to be quickly traversed. Similar to the other data dependence IRs, nodes in the graph represent operations, and edges point from producers to consumers. Value-carrying tokens are passed along edges in the graph in a similar manner to the Petri net model of execution. An imperative updatable global store is used to enforce an order on operations, and load and store operators interact with this store. Operations that are store-dependent are said to have imperative dependence. Loops are represented explicitly with loop and until nodes.

Construction of the dependence flow graph [Johnson and Pingali 1993] proceeds by performing SESE analysis on the CFG. Then, the variables used in each region are discovered. Then, data dependence edges are inserted in parallel with the CFG control dependence edges to form a base-level graph. A forward flow algorithm then traverses the graph and maintains the most recent source for each variable; when a region is bypassed, dependences are cut. Then, any dead edges from this cutting process are cleaned up. The authors do not discuss the time complexity of this process.

The dependence flow graph was implemented in the Pidgin compiler.³ The graph is abstractly interpreted according to its operational semantics in order to produce code. A constant propagation algorithm is shown to be simpler to implement but just as effective as existing IRs.

6. CLASSIFICATION AND USAGE

6.1. Classification and Citations

We now apply the taxonomy of Figure 3 to the IRs, resulting in Table I (see Section 3). We used Google Scholar to find the number of citations for the original paper describing each IR in Table II. We did this to get an idea of the academic importance of each representation. We also present a timeline in Figure 14 which plots the publication years of the original papers shown in Table II. Note that data here cannot be regarded as being precise. For example, although the seminal SSA publication is the 1991 journal article, the idea was in development for a long time at IBM beforehand [Zadeck 2009].

http://iss.ices.utexas.edu/p.php.

26:20 J. Stanier and D. Watson




Fig. 14. Timeline of IRs based on the publication date of the original paper describing it. The starting date of classical IRs has been estimated as no precise information is available.

Table II shows that, in academia, the PDG and SSA have been very influential. For such fundamental concepts, the CFG and DFG have a relatively low number of citations in comparison. However, the CFG and DFG are such commonplace IRs that authors often cite compiler textbooks rather than the original papers when referring to them. More recent (post-1990) IRs have a relatively low number of citations.

The timeline in Figure 14 shows that from the development of classical IRs through to the PDG, there were few radical new developments. IR literature in the 1970's was dominated by the CFG and the discovery of new analysis and transformations for it. Likewise, the DFG had a similar effect from 1980 onwards. There is a clear clustering of new IR publications from 1987–1995. We can only speculate the exact reason for the increase in new IR developments at that time; however much compiler literature, especially that at the more prestigious compiler conferences, was focusing on vectorization and parallel computing during this period. This was possibly a result of the installation of high-performance machines by Cray and other technology companies. The supercomputer era was short-lived, with most specialist supercomputer manufacturers apart from Cray filing for bankruptcy by the mid 1990's. This spike in data flow IRs (and the ILP-specific superblocks) could have been a result of academia trying to develop compilers that could utilize the parallelism of these machines. As noted by Bell [2002], this approach to building massively-parallel special-purpose computers in order to tackle parallel computing wasn't a solution to the problem. It did, however, generate a great deal of academic interest, and most importantly, research money. Academic interest in IRs seems to have lessened over the last ten years, but Pegasus and VSDG-like IRs show that they are still a useful tool for specific compilation purposes.

6.2. IR Technology in Current Compilers

We selected a range of widely used compilers and recorded the different IRs being constructed during compilation. The compilers we chose are as follows.

- —*javac*. This is the principal Java compiler. It compiles Java source code into bytecode, which is then later executed on the Java virtual machine (VM).
- —Java HotSpot server VM. This is the principal server Java compiler. It optimizes and executes Java bytecode, applying many more aggressive optimizations than the HotSpot client VM.
- —*Jikes RVM [Alpern et al. 2005].* This is a mature open-source VM for Java, developed from the IBM Jalapeño project. Jikes RVM is a popular choice for implementing Java research projects.
- —*GCC*. This is the GNU Compiler Collection, which is utilized as the standard compiler on a majority of Unix-based operating systems. It has front-ends for a wide variety of programming languages and targets a large number of processor architectures.
- —*lcc* [*Fraser 1991; Fraser and Hanson 1995*]. This a simple C compiler written in order to document the process of compiler design and is highly cited.
- —tcc [Poletto et al. 1999]. This is a very compact C compiler often used on embedded devices.
- —*LLVM*. This is an open-source compilation framework which is also very popular for research projects.
- —Mono [Dumbill and Bornstein 2004]. This is an open-source compiler for C#. It also shares the same IR as the .NET Framework: Microsoft's Common Intermediate Language.
- —Open64 [Chan et al. 2008]. This is an open-source compiler for the Itanium, x86, CUDA, and MIPS architectures.

These compilers were chosen because access is available to their internal structure, and apart from lcc, they are still under frequent development. We show the IRs built

26:22 J. Stanier and D. Watson

						Multi-			Stack-	GSA/	VDG/
	DAG	CFG	DFG	SSA	Tree	level	PDG	Linear	based	PDW	VSDG-like
javac											
Jikes RVM						3					
HotSpot server VM						2					
GCC											
lec											
tcc											
Clang/LLVM											
Mono						2					
Open64						5					

Table III. IR Technology Used in Current Compilers

by these compilers, in Table III. Other popular proprietary compilers, such as those provided by Intel, do not publish information about their compilation techniques in sufficient detail to be considered for this survey. In addition to the IRs mentioned earlier in the survey, we record the presence of a multilevel IR system and the number of levels. This is an explicit compiler design choice involving multiple levels of IR, from high to low. Jikes RVM features three levels of IR: high-level (HIR), low-level (LIR), and machine-specific (MIR). HotSpot and mono feature two levels: HIR and LIR. WHIRL, the IR used in open64, uses five levels of IR: very high (VH), high (H), mid (M), low (L), and very low (VL). Using different levels allows optimizations to be written to work on the level of IR that is most suitable for them.

Aside from lcc and tcc, which can be considered special-purpose compilers (i.e., for systems with storage and memory concerns), it can be seen that modern compilers share a common set of IRs.

- —A syntax tree in the front-end.
- —A linear representation, either for transforming or for outputting the program in a human-readable format.
- —SSA for performing data flow optimizations.
- —A CFG for control flow optimizations.

Syntax trees and linear representations can be regarded as foundational compiler technology. However, the CFG and SSA representations emerged from industry and academic research, respectively, and have now become standard in mainstream compilers. SSA has generated both academic and real-world interest: it is the second most cited IR in Table II. Interestingly, the most cited IR, the PDG, is only present in the Java HotSpot server compiler, which uses an SSA variation of it. Through informal discussion with other compiler researchers, we have yet to note any compiler primarily using the PDG, despite it being the most cited. SSA has a number of benefits over the PDG. First, the time and space complexity of SSA-based algorithms is better. Also, renaming variables with subscripts is intuitively more understandable than the PDG's numerous different node and edge types. The PDG typically uses more space in memory compared to SSA, and updating and changing the representation is cheaper with SSA, compared to having to rewrite and revalidate the PDG graph.

Understanding is also an important reason that more complicated IRs, regardless of their numerous benefits, see less usage than simpler ones. IRs such as the PDG, VDG, and VSDG have been shown to be excellent for optimization; however, they are hard to understand intuitively. In a setting such as industry, various constraints, such as time and manpower, may result in a simpler, more well-understood IR being chosen. Doing so may reduce the time needed to implement it and debug it. Additionally, these IRs do

not cover destruction in detail, as academic papers are more focused towards showing results, especially in the constrained space of conference proceedings. Destructing these IRs for real target architectures can become very complicated. The cost-to-benefit ratio may be not be advantageous until more detailed literature is available.

An additional reason for the low PDG usage could be similar to the spike in the time-line in Figure 14: the PDG was a seminal IR in the supercomputing era. It produced a high number of citations and interest and was most certainly influential in the development of other IRs; however, most mainstream computer users are only just getting affordable access to multicore processors for their home and office machines. Similarly, VDG and VSDG graphs have appeared in a number of influential conferences, yet the technology still remains unused outside of academia. In the short term future, these IRs may well be revisited in attempt to solve the multicore parallelization problems we are increasingly facing in both academic and mainstream compilation. The time for using the PDG, VDG-like representations may be now.

6.3. Choosing an IR

The choice of IR in a compiler depends on the goals of the project. The well-trodden route of syntax trees, CFGs, SSA, and a linear representation benefits from plenty of existing implementations to investigate, coupled with a comprehensive covering of techniques in the literature. However, better results, depending on the input language and the target architecture, may be achieved by using different IRs. Next, we summarize some of the factors that should be taken into consideration when choosing an IR.

Analysis and Transformation. One main reason for using a particular IR is the relative ease of optimizing the program in that form. If the compiler needs to perform a lot of data flow analysis, then it makes sense to opt for a data flow IR, such as SSA. If control flow optimization is the primary goal, then CFG is a wise choice. A particular IR typically makes a set of optimizations easier to perform, but will also make another set more difficult.

Restriction. How constrained is the program in a particular IR? For example, the CFG is overly constrained: two statements may be in a particular order even though there is nothing that requires them to be ordered in that way. This can have an effect on the effectiveness of optimization. There are more powerful IRs, such as the PDG and VSDG, that allow the program to be expressed in a less constrained way and give the optimizer more flexibility to perform transformations.

Source and Target Languages. Source languages, such as Haskell and Java, are very different and will commonly be represented by different IRs. Typically, most imperative languages map neatly to CFGs, and functional languages map more easily to VSDG-like IRs. Also, the ease of generating the target language is important. A program represented as a CFG is straightforward to generate code from; however, more flexible IRs require additional analysis and transformation to give an ordering on instructions before being passed to the code generator. The target architecture may be a stack machine, such as the Java VM, or register machine, such as the x86 family.

Construction and Destruction. An IR must be constructed, used, and then destructed before generating code. Generally speaking, the more powerful the IR, the greater the difficulty of construction and destruction, because the further it is removed from the syntactic structure of the source program.

Time. The more powerful an IR, the greater the amount of time it takes to understand, implement, and debug it. This has obvious connotations for the size of the

26:24 J. Stanier and D. Watson

team required to complete a compiler project, especially if it is going to be used in a mainstream compiler.

There is a difficult trade-off between IR power, ease of use, construction, destruction, and human understanding. This trade-off is unique to every compiler project. From Section 6.2, we can see that mainstream compilers are slowly including more IR ideas from research, especially amongst newer open-source projects, such as LLVM, where research projects are feeding into the compiler internals.

7. CONCLUSION

In this article, we have surveyed and summarized the most popular literature on compiler IRs, and we have categorized them into a taxonomy. In addition, we have attempted to gauge the academic importance of particular IRs compared to their impact on the real world. Some IRs, such as SSA, are important in both academia and in mainstream compiler technology. However, some highly cited ideas, such as the PDG, are only used sparingly out in the wild. As is expected, there is considerable effort involved in making an experimental IR a reality in large complicated projects, such as GCC. Real compilers have little margin for unexpected bugs or behavior. Newer projects, such as LLVM, which are built with developers and open-source contributors in mind, may allow for more chances for experimental projects to be picked up for mainstream development. With the many challenges we are about to face in the heterogeneous multicore processing era, this experimentation is crucial to creating innovative compiler technology that can keep up with the curve.

ACKNOWLEDGMENTS

We would like to thank the reviewers for their time and valuable suggestions.

REFERENCES

- Aho, A. V., Lam, M. S., Sethi, R., and Ullman, J. D. 2006. Compilers: Principles, Techniques, and Tools 2nd Ed. Addison-Wesley Longman Publishing Co., Inc., Boston, MA.
- Allen, F. E. 1970. Control flow analysis. SIGPLAN Not. 5, 7, 1-19.
- ALLEN, J. R., KENNEDY, K., PORTERFIELD, C., AND WARREN, J. 1983. Conversion of control dependence to data dependence. In *Proceedings of the 10th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages (POPL'83)*. ACM, New York, NY, 177–189.
- ALPERN, B., AUGART, S., BLACKBURN, S. M., BUTRICO, M., COCCHI, A., CHENG, P., DOLBY, J., FINK, S., GROVE, D., HIND, M., McKinley, K. S., Mergen, M., Moss, J. E. B., Ngo, T., and Sarkar, V. 2005. The jikes research virtual machine project: Building an open-source research community. *IBM Syst. J.* 44, 399–417.
- Ball, T. and Horwitz, S. 1992. Constructing control flow from control dependence. Tech. rep. CS-TR-1992-1091, University of Wisconsin-Madison.
- Ballance, R. A., Maccabe, A. B., and Ottenstein, K. J. 1990. The program dependence Web: A representation supporting control-, data-, and demand-driven interpretation of imperative languages. In *Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'90)*. 257–271.
- Barton, R. S. 1961. A new approach to the functional design of a digital computer. In *Proceedings of the Western Joint IRE-AIEE-ACM Computer Conference (Western'61)*. ACM, New York, NY, 393–396.
- Bates, S. and Horwitz, S. 1993. Incremental program testing using program dependence graphs. In *Proceedings of the 20th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL'93)*. ACM, New York, NY, 384–396.
- Baxter, W. and Bauer, III, H. R. 1989. The program dependence graph and vectorization. In *Proceedings* of the 16th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL'89). ACM, New York, NY, 1–11.
- Bell, G. 2002. A brief history of supercomputing: "The Crays", Clusters and Beowulfs, Centers. What next? http://research.microsoft.com/en-us/um/people/gbell/supers/supercomputing-a_brief_history_1965_2002.htm.
- Biggs, N. 1993. Algebraic Graph Theory 2nd Ed. Cambridge University Press, Cambridge, U.K.

- BILARDI, G. AND PINGALI, K. 2003. Algorithms for computing the static single assignment form. J. ACM 50, 3, 375–425.
- Boissinot, B., Darte, A., Rastello, F., de Dinechin, B. D., and Guillon, C. 2009. Revisiting out-of-SSA translation for correctness, code quality and efficiency. In *Proceedings of the 7th Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO'09)*. IEEE Computer Society, Washington, DC, 114–125.
- Briggs, P., Cooper, K. D., Harvey, T. J., and Simpson, L. T. 1998. Practical improvements to the construction and destruction of static single assignment form. *Softw. Pract. Exper.* 28, 8, 859–881.
- BRIGGS, P., COOPER, K. D., AND TORCZON, L. 1992. Rematerialization. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'92). ACM, New York, NY, 311–321.
- Budiu, M. and Goldstein, S. C. 2002. Pegasus: An efficient intermediate representation. Tech. rep. CMU-CS-02-107, Carnegie Mellon University, Pittsburgh, PA. May.
- Byers, D., Kamkar, M., and Pålsson, T. 2001. Syntax-directed construction of value dependence graphs. In *Proceedings of the IEEE International Conference on Software Maintenance (ICSM'01)*. IEEE Computer Society, Washington, DC, 692–703.
- CAMPBELL, P., KRISHNA, K., AND BALLANCE, R. A. 1993. Refining and defining the program dependence web. Tech. rep., University of New Mexico, Albuquerque, NM.
- Chan, S., Gao, G., Chapman, B., Linthicum, T., and Dasgupta, A. 2008. Open64 compiler infrastructure for emerging multicore/manycore architecture. In *Proceedings of the IEEE International Symposium on Parallel and Distributed Processing (IPDPS'08)*. 1.
- Chow, F. C. and Ganapathi, M. 1983. Intermediate program representations in compiler construction—a bibliography. SIGPLAN Not. 18, 21–23.
- CLICK, C. 1995. Global code motion/global value numbering. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'95). ACM, New York, NY, 246–257.
- CLICK, C. AND PALECZNY, M. 1995. A simple graph-based intermediate representation. In *Proceedings of the ACM SIGPLAN Workshop on Intermediate Representations (IR'95)*. ACM, New York, NY, 35–49.
- CONWAY, M. E. 1958. A proposal for an UNCOL. Commun. ACM 1, 10 (Oct.), 5-8.
- COOPER, K. D., SIMPSON, L. T., AND VICK, C. A. 2001. Operator strength reduction. ACM Trans. Program. Lang. Syst. 23, 5, 603–625.
- Cytron, R., Ferrante, J., Rosen, B. K., Wegman, M. N., and Zadeck, F. K. 1991. Efficiently computing static single assignment form and the control dependence graph. *ACM Trans. Program. Lang. Syst.* 13, 4 (Oct), 451–490.
- Davidson, J. W. and Fraser, C. W. 1980. The design and application of a retargetable peephole optimizer. *ACM Trans. Program. Lang. Syst.* 2, 191–202.
- Dennis, J. B. 1974. First version of a data flow procedure language. In *Proceedings Colloque sur la Programmation on Programming Symposium*. Lecture Notes in Computer Science, vol. 19, Springer-Verlag, London, U.K., 362–376.
- Dennis, J. B. 1980. Data flow supercomputers. Computer 13, 11, 48–56.
- Dumbill, E. and Bornstein, N. M. 2004. Mono (Developer's Notebook). O'Reilly Media, Inc., Sebastopol, CA.
- EBNER, D., BRANDNER, F., SCHOLZ, B., KRALL, A., WIEDERMANN, P., AND KADLEC, A. 2008. Generalized instruction selection using SSA-graphs. In *Proceedings of the ACM SIGPLAN-SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'08)*. ACM, New York, NY, 31–40.
- Eukasiewicz, J. 1957. Aristotle's Syllogistic From the Standpoint of Modern Formal Logic 2nd Ed. Oxford Clarendon Press, Oxford, U.K.
- Ferrante, J. and Mace, M. 1985. On linearizing parallel code. In *Proceedings of the 12th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages (POPL'85)*. ACM, New York, NY, 179–190.
- Ferrante, J., Mace, M., and Simons, B. 1988. Generating sequential code from parallel code. In *Proceedings* of the 2nd International Conference on Supercomputing (ICS'88). ACM, New York, NY, 582–592.
- Ferrante, J., Ottenstein, K. J., and Warren, J. D. 1987. The program dependence graph and its use in optimization. *ACM Trans. Program. Lang. Syst. 9*, 3, 319–349.
- Fraser, C. W. 1991. A retargetable compiler for ANSI C. SIGPLAN Not. 26, 10, 29-43.
- Fraser, C. W. and Hanson, D. R. 1995. A Retargetable C Compiler: Design and Implementation. Addison-Wesley Longman Publishing Co., Inc., Boston, MA.
- Harrold, M. J., Malloy, B., and Rothermel, G. 1993. Efficient construction of program dependence graphs. In *Proceedings of the ACM SIGSOFT International Symposium on Software Testing and Analysis (ISSTA'93)*. ACM, New York, NY, 160–170.

Havlak, P. 1994. Construction of thinned gated single-assignment form. In *Proceedings of the 6th International Workshop on Languages and Compilers for Parallel Computing (LCPC'94)*. Lecture Notes in Computer Science, vol. 768, Springer-Verlag, London, U.K, 477–499.

- Hecht, M. S. and Ullman, J. D. 1972. Flow graph reducibility. In *Proceedings of the 4th ACM Symposium on Theory of Computing (STOC'72)*. ACM, New York, NY, 238–250.
- Hwu, W.-M. W., Mahlke, S. A., Chen, W. Y., Chang, P. P., Warter, N. J., Bringmann, R. A., Ouellette, R. G., Hank, R. E., Kiyohara, T., Haab, G. E., Holm, J. G., and Lavery, D. M. 1993. The superblock: An effective technique for VLIW and superscalar compilation. *J. Supercomput.* 7, 1–2, 229–248.
- JOHNSON, N. AND MYCROFT, A. 2003. Combined code motion and register allocation using the value state dependence graph. In *Proceedings of the 12th International Conference on Compiler Construction (CC'03)*. Lecture Notes in Computer Science, vol. 2622, Springer-Verlag, Berlin, Heidelberg, 1–16.
- JOHNSON, N. AND MYCROFT, A. 2004. Using multiple memory access instructions for reducing code size. In *Proceedings of the 13th International Conference on Compiler Construction (CC'04)*. Lecture Notes in Computer Science, vol. 2985, Springer-Verlag, Berlin, Heidelberg, 265–280.
- JOHNSON, N. E. 2004. Code size optimization for embedded processors. Tech. rep. UCAM-CL-TR-607, University of Cambridge, Computer Laboratory. Nov.
- JOHNSON, R. AND PINGALI, K. 1993. Dependence-based program analysis. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'93). ACM, New York, NY, 78–89.
- LATTNER, C. AND ADVE, V. 2004. LLVM: A compilation framework for lifelong program analysis & transformation. In *Proceedings of the International Symposium on Code Generation and Optimization (CGO'04)*. IEEE Computer Society, Washington, DC, 75.
- LAWRENCE, A. C. 2007. Optimizing compilation with the value state dependence graph. Tech. rep. UCAM-CL-TR-705, University of Cambridge, Computer Laboratory. Dec.
- LINDHOLM, T. AND YELLIN, F. 2005. The Java Virtual Machine specification. http://java.sun.com/docs/books/jvms/second_edition/html/VMSpecTOC.doc.html.
- Mahlke, S. A., Lin, D. C., Chen, W. Y., Hank, R. E., and Bringmann, R. A. 1995. Effective compiler support for predicated execution using the hyperblock. IEEE Computer Society Press, Los Alamitos, CA, 161–170.
- Muchnick, S. S. 1997. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers Inc., San Francisco, CA.
- Ottenstein, K. J. 1984. Intermediate program representations in compiler construction: A supplemental bibliography. SIGPLAN Not. 19, 25–27.
- Ottenstein, K. J., Ballance, R. A., and MacCabe, A. B. 1990. The program dependence Web: A representation supporting control-, data-, and demand-driven interpretation of imperative languages. In *Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'90)*. ACM, New York, NY, 257–271.
- Ottenstein, K. J. and Ottenstein, L. M. 1984. The program dependence graph in a software development environment. In *Proceedings of the 1st ACM SIGSOFT/SIGPLAN Software Engineering Symposium on Practical Software Development Environments (SDE'84)*. ACM, New York, NY, 177–184.
- Paleczny, M., Vick, C., and Click, C. 2001. The Java HotSpotTM server compiler. In *Proceedings of the JavaTM Virtual Machine Research and Technology Symposium (JVM'01)*. USENIX Association, Berkeley, CA, 1–12.
- Petri, C. A. 1962. Kommunikation mit Automaten, Ph.D. dissertation. Tech. rep., University of Bonn, Bonn, Germany.
- Pingali, K., Beck, M., Johnson, R. C., Moudgill, M., and Stodghill, P. 1990. Dependence flow graphs: An algebraic approach to program dependencies. Tech. rep., Cornell University, Ithaca, NY.
- Poletto, M., Hsieh, W. C., Engler, D. R., and Kaashoek, M. F. 1999. C and tcc: A language and compiler for dynamic code generation. *ACM Trans. Program. Lang. Syst.* 21, 324–369.
- Rosen, B. K., Wegman, M. N., and Zadeck, F. K. 1988. Global value numbers and redundant computations. In *Proceedings of the 15th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL'88)*. 12–27.
- Sarkar, V. 1991. Automatic partitioning of a program dependence graph into parallel tasks. $IBM\ J.\ Res.\ Dev.\ 35,\ 779-804.$
- Schäfer, S. and Scholz, B. 2007. Optimal chain rule placement for instruction selection based on SSA graphs. In *Proceedings of the 10th International Workshop on Software & Compilers for Embedded Systems (SCOPES'07)*. ACM, New York, NY, 91–100.
- Seal, D. 2000. ARM Architecture Reference Manual 2nd Ed. Addison-Wesley Longman Publishing Co., Inc., Boston, MA.

- Sharir, M. 1980. Structural analysis: A new approach to flow analysis in optimizing compilers. *Comput. Lang.* 5, 3–4, 141–153.
- Simons, B., Alpern, D., and Ferrante, J. 1990. A foundation for sequentializing parallel code. In *Proceedings* of the 2nd Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA'90). ACM, New York, NY, 350–359.
- SREEDHAR, V. C., Ju, R. D.-C., Gillies, D. M., and Santhanam, V. 1999. Translating out of static single assignment form. In *Proceedings of the 6th International Symposium on Static Analysis (SAS'99)*. Lecture Notes in Computer Science, vol. 1694, Springer-Verlag, Berlin, Heidelberg, 194–210.
- STANIER, J. 2011. Removing and restoring control flow with the value state dependence graph. Tech. rep., University of Sussex, Eost Sussex, U.K., School of Informatics. Oct.
- STAUFFER, J. D. 1978. LCL: A compiler and language for logical mask checking. Tech. rep., Albuquerque, NM. STEENSGAARD, B. 1993. Sequentializing program dependence graphs for irreducible programs. Tech. rep. MSR-TR-93-14, Microsoft Research, Redmond, WA.
- Stepp, M., Tate, R., and Lerner, S. 2011. Equality-based translation validator for livm. In *Proceedings of the 23rd International Conference on Computer Aided Verification (CAV)*, G. Gopalakrishnan and S. Qadeer, Eds., Lecture Notes in Computer Science, vol. 6806. Springer, Berlin, Heidelberg, 737–742.
- STOLTZ, E., GERLEK, M. P., AND WOLFE, M. 1993. Extended SSA with factored use-def chains to support optimization and parallelism. In *Proceedings of the 27th Annual Hawaii International Conference on System Sciences*. 43–52.
- Tate, R., Stepp, M., and Lerner, S. 2010. Generating compiler optimization from proofs. In *Proceedings of the* 37th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL'10). ACM, New York, NY, 389–402.
- Tate, R., Stepp, M., Tatlock, Z., and Lerner, S. 2009. Equality saturation: A new approach to optimization. In *Proceedings of the 36th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL'09)*. ACM, New York, NY, 264–276.
- Tate, R., Stepp, M., Tatlock, Z., and Lerner, S. 2011. Equality satuaration: A new approach to optimazation. Logical Methods Comput. Sci. 7, 1.
- TORCZON, L. AND COOPER, K. 2007. Engineering A Compiler. Morgan Kaufmann Publishers Inc., San Francisco, CA.
- Tremblay, J.-P. and Sorenson, P. G. 1985. Theory and Practice of Compiler Writing. McGraw-Hill, Inc., New York, NY.
- Tristan, J.-B., Govereau, P., and Morrisett, G. 2011. Evaluating value-graph translation validation for LLVM. In *Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'11)*. ACM, New York, NY, 295–305.
- Tu, P. And Padua, D. 1995. Efficient building and placing of gating functions. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'95). ACM, New York, NY, 47–55.
- Upton, E. 2003. Optimal sequentialization of gated data dependence graphs is NP-Complete. In *Proceedings* of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA'03), H. R. Arabnia and Y. Mun, Eds., CSREA Press, 1767–1770.
- UPTON, E. 2006. Compiling with data dependence graphs. Tech. rep., University of Cambridge, Cambridge, U.K., Computer Laboratory. July.
- Wegman, M. N. and Zadeck, F. K. 1991. Constant propagation with conditional branches. ACM Trans. Program. Lang. Syst. 13, 2 (Apr), 181–210.
- Weise, D., Crew, R. F., Ernst, M., and Steensgaard, B. 1994. Value dependence graphs: Representation without taxation. In *Proceedings of the 21st Annual ACM Symposium on Principles of Programming Languages (POPL'94)*. 297–310.
- Wolfe, M. 1992. Beyond induction variables. In *Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'92)*. ACM, New York, NY, 162–174.
- Zadeck, F. K. 2009. The development of static single assignment form. Presented at the Static Single-Assignment Form Seminar (SSA'09).

Received May 2011; revised September 2011; accepted October 2011