



$E = 1$ and $LE = 0$ data is shifted from most significant bit first
 $E = 0$ and $LE = 0$ data is retained
 $E = 0$ and $LE = 1$ data is loaded

RTL Diagram for MSB Parallel-to-Serial Shift Register