Input

D

Q

$\overline{Q}$

Clock

Synchronized signal

D

Q

$\overline{Q}$

RTL Diagram for Synchronizer