OR Immediate

Store Halfword

Set Less Than

Shift Right

SUBtract Store Word

XOR Immediate

User RETurn

Shift Left Immediate

Set Less Than Imm

R Set Less Than Unsign

Shift Right Arithmetic

Shift Right Arith Imm

Shift Right Immediate

Store Byte

Shift Left

ori

sb

sh

sll

slt

slti

sltu

sra

srai

srl

srli

sub

xor

xori

uret

SW

sltiu

slli

Т

1

1

ı

R

1

1

R

R XOR

1

R

RV32I BASE INTEGER INSTRUCTIONS, in alphabetical order

ARITHMETIC CORE INSTRUCTION SET

RV32M	Multiply	Extension
11432141	IVIGICIPIY	LACCIISION

KV32I BASE	INIE	GER INSTRUCTIONS, IN	aipnabeticai order		KV32IVI IVIUITIP	DIY EX	ktension		
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)		MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	
add	R	ADD	R[rd]=R[rs1]+R[rs2]		mul	R	MULtiply	R[rd]=R[rs1]*R[rs2](31:0)	
addi	1	ADD Immediate	R[rd]=R[rs1]+imm		mulh	R	MULtiply upper Half	R[rd]=R[rs1]*R[rs2](63:32)	
and	R	AND	R[rd]=R[rs1] & R[rs2]		mulhsu	R	MULtiply upper Half Sign/Unsig	R[rd]=R[rs1]*R[rs2](63:32)	6)
andi	1	AND Immediate	R[rd]=R[rs1] & imm		mulhu	R	MULtiply upper Half Unsigned	R[rd]=R[rs1]*R[rs2](63:32)	2)
auipc	U	Add Upper Imm to PC	R[rd]=PC+{imm,12'b0}		div	R	DIVide	R[rd]=(R[rs1]/R[rs2])	
beq	SB	Branch EQual	if(R[rs1]=R[rs2]) PC=PC+{imm,1'b0}		divu	R	DIVide Unsigned	R[rd]=(R[rs1]/R[rs2])	2)
bge	SB	Branch Greater or Equal	if(R[rs1]>=R[rs2]) PC=PC+{imm,1'b0}		rem	R	REMainder	R[rd]=(R[rs1]%R[rs2])	
bgeu	SB	Branch Greater or Equa	$lif(R[rs1] >= R[rs2]) PC = PC + \{imm, 1'b0\}$	2)	remu	R	REMainder Unsigned	R[rd]=(R[rs1]%R[rs2])	2)
		Unsigned							
blt	SB	Branch Less Than	if(R[rs1] <r[rs2]) pc="PC+{imm,1'b0}</td"><td></td><td>RV32F Floating</td><td>g-Po</td><td>int Extensions</td><td></td><td></td></r[rs2])>		RV32F Floating	g-Po	int Extensions		
bltu	SB	Branch Less Than Unsig	if(R[rs1] <r[rs2]) 2<="" pc="PC+{imm,1'b0}" td=""><td>2)</td><td>flw</td><td>1</td><td>Load</td><td>F[rd]=M[R[rs1]+imm]</td><td></td></r[rs2])>	2)	flw	1	Load	F[rd]=M[R[rs1]+imm]	
bne	SB	Branch Not Equal	if(R[rs1]!=R[rs2]) PC=PC+{imm,1'b0}		fsw	S	Store	M[R[rs1]+imm]=F[rs2]	
csrrc	1	Cont./Stat.RegRead&	R[rd]=CSR; CSR=CSR&!R[rs1]		fadd.s	R	ADD	F[rd]=F[rs1]+F[rs2]	
		Clear							
csrrci	1	Cont./Stat.RegRead&	R[rd]=CSR; CSR=CSR&!imm		fsub.s	R	SUBtract	F[rd]=F[rs1]-F[rs2]	
		Clear Imm							
csrrs	1	Cont./Stat.RegRead&	R[rd]=CSR; CSR=CSR R[rs1]		fmul.s	R	MULtiply	F[rd]=F[rs1]*F[rs2]	
		Set							
csrrsi	1	Cont./Stat.RegRead&	R[rd]=CSR; CSR=CSR imm		fdiv.s	R	DIVide	F[rd]=F[rs1]/F[rs2]	
		Set Imm							
csrrw	1	Cont./Stat.RegRead&	R[rd]=CSR; CSR=R[rs1]		fsqrt.s	R	SQuare RooT	F[rd]=sqrt(F[rs1])	
		Write							
csrrwi	1	Cont./Stat.RegRead&	R[rd]=CSR; CSR=imm		fmadd.s	R4	Multiply-ADD	F[rd]=F[rs1]*F[rs2]+F[rs3]	
		Write Imm							
ebreak	1	Environment BREAK	Transfer control to debugger		fmsub.s	R4	Multiply-SUB	F[rd]=F[rs1]*F[rs2]-F[rs3]	
ecall	1	Environment CALL	Transfer control to environment sys		fmnadd.s	R4	Negative Multiply-ADD	F[rd]=-(F[rs1]*F[rs2]+F[rs3])	
fence	1	Synch thread	Synchronizes threads		fmnsub.s	R4	Negative Multiply-SUB	F[rd]=-(F[rs1]*F[rs2]-F[rs3])	
fence.i	1	Sync Instr & Data	Synchronizes writes to instr stream		fsgnj.s	R	SiGN source	F[rd]={F[rs2](31),F[rs1](30:0)}	}
jal	UJ	Jump & Link	R[rd]=PC+4; PC=PC+{imm,1'b0}		fsgnjn.s	R	Negative SiGN source	F[rd]={!F[rs2](31),F[rs1](30:0))}
jalr	1	Jump & Link Register	R[rd]=PC+4; $PC=(R[rs1]+imm)&(!1)$	3)	fsgnjx.s	R	Xor SiGN source	F[rd]={F[rs2](31)^F[rs1](31),	
								F[rs1](30:0)}	
lb	1	Load Byte	$R[rd]={24'bM[](7),M[R[rs1]+}$	4)	fmin.s	R	MINimum	F[rd]=(F[rs1] <f[rs2])?f[rs1]:< td=""><td></td></f[rs2])?f[rs1]:<>	
			imm](7:0)}					F[rs2]	
lbu	1	Load Byte Unsigned	$R[rd]={24'b0,M[R[rs1]+imm](7:0)}$		fmax.s	R	MAXimum	F[rd]=(F[rs1]>F[rs2])?F[rs1]:	
								F[rs2]	
lh	I	Load Halfword	1 3 (- 1 13 (- 1) 1 1 1 - 3	4)	feq.s	R	Compare Float EQual	R[rd]=(F[rs1]==F[rs2])?1:0	
			imm](15:0)}						
lhu	I	•	$R[rd]={16'b0,M[R[rs1]+imm](15:0)}$		flt.s	R	Compare Float Less Than	R[rd]=(F[rs1] <f[rs2])?1:0< td=""><td></td></f[rs2])?1:0<>	
lui	U	Load Upper Immediate			fle.s	R	Compare Float Less or Equal	R[rd]=(F[rs1]<=F[rs2])?1:0	
lw	I	Load Word		4)	fclass.s	R	Classify type	R[rd]=class(F[rs1])	8)
or	R	OR	R[rd]=R[rs1] R[rs2]		fmv.s.x	R	Move from Integer	F[rd]=R[rs1]	

fmv.x.s

2) ı

5) S

5)

fcvt.s.w

fcvt.s.wu R

fcvt.wu.s R Convert to Unsig Integer **CORE INSTRUCTION FORMATS**

fcvt.w.s R Convert to Integer

R

R Move to Integer

Convert from Integer

Convert from Unsig Integer

	31 25	24 20	19	15	14 12	11 7	6	0
R	funct7	rs2	rs1		funct3	rd	opcode	
1	imm[1	1:0]	rs1		funct3	rd	opcode	
S	imm[11:5]	rs2	rs1		funct3	imm[4:0]	opcode	
SB	imm[12 10:5]	rs2	rs1		funct3	imm[4:1 11]	opcode	
U		imm[31:1	.2]			rd	opcode	
UJ	in	1 19:12]			rd	opcode		

R[rd]=F[rs1]

F[rd]=float(R[rs1])

F[rd]=float(R[rs1])

R[rd]=integer(F[rs1])

R[rd]=integer(F[rs1])

2)

2)

PSEUDO INSTRUCTIONS

MNEMONIC	NAME	DESCRIPTION	USES
beqz	Branch == Zero	If(R[rs1]==0) PC=PC+{imm,1'b0}	beq
bnez	Branch != Zero	If(R[rs1]!=0) PC=PC+{imm,1'b0}	bne
fabs.s	Absolut Value	F[rd]=(F[rs1]<0)?-F[rs1]:F[rs1]	fsgnx
fmv.s	FP move	F[rd]=F[rs1]	fsgnj
fneg.s	FP negate	F[rd]=-F[rs1]	fsgnjn
j	Jump	PC={imm,1'b0}	jal
jr	Jump Register	PC=R[rs1]	jalr
la	Load Address	R[rd]=address	auipc
li	Load Immediate	R[rd]=immediate	addi
mv	Move	R[rd]=R[rs1]	addi
neg	Negate	R[rd]=-R[rs1]	sub
nop	No Operation	R[zero]=R[zero]+zero	addi
not	Not	R[rd]=!R[rs1]	xori
ret	Return	PC=R[ra]	jalr
seqz	Set if == Zero	R[rd]=(R[rs1]==0)?1:0	sltiu
snez	Set if != Zero	R[rd]=(R[rs1]!=0)?1:0	sltu

Notes: Operation assumes unsigned integers (instead 2's complement) 2)

3) The least significant bit of the branch address in jalr is set to 0

R[rd]=R[rs1]|imm

R[rd]=R[rs1] << R[rs2]

R[rd]=(R[rs1]< R[rs2])?1:0

R[rd]=(R[rs1]<imm)?1:0

R[rd]=(R[rs1]< R[rs2])?1:0

R[rd]=R[rs1]>>>R[rs2]

R[rd]=R[rs1]>>>imm

R[rd]=R[rs1]>>R[rs2]

R[rd]=R[rs1]>>imm

R[rd]=R[rs1]-R[rs2]

 $R[rd]=R[rs1]^R[rs2]$

R[rd]=R[rs1]^imm

M[R[rs1]+imm]=R[rs2]

PC=CSR[UEPC] and other settings

R[rd]=R[rs1]<<imm

M[R[rs1]+imm](7:0)=R[rs2](7:0)

M[R[rs1]+imm](15:0)=R[rs2](15:0)

(signed) Load instructions extend the sign bit of data

Set Less Than Imm Unsi R[rd]=(R[rs1]<imm)?1:0

- Replicates the sign bit to fill in the leftmost bits of the result during right shift
- Multiply with one operand signed and one unsigned
- Classify writes a 10-bit mask to show which properties are true (e.g. –inf, -0, +0, +inf, denorm...) The immediate field is sign-extended in RISC-V

OPCODES IN N	UMER	ICAL ORDE	R BY OPC	ODE	
MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 RS2	HEX
lb	I	0000011	000		03/0
lh	1	0000011	001		03/1
lw lbu	I I	0000011	010		03/2 03/4
lhu	1	0000011 0000011	100 101		03/4
addi	i	0010011	000		13/0
slli	1	0010011	001	0000000	13/1/00
slti	1	0010011	010		13/2
sltiu	1	0010011	011		13/3
xori srli	 	0010011 0010011	100 101	0000000	13/4 13/5/00
srai	i	0010011	101	0100000	13/5/20
ori	i	0010011	110	0100000	13/6
andi	1	0010011	111		13/7
auipc	U	0010111			17
sb sh	S S	0100011 0100011	000		23/0
SW	S	0100011	001 010		23/1 23/2
add	R	0110011	000	0000000	33/0/00
sub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
slt	R	0110011	010	0000000	33/2/00
sltu xor	R	0110011	011	0000000	33/3/00
srl	R R	0110011 0110011	100 101	0000000 0000000	33/4/00 33/5/00
sra	R	0110011	101	0100000	33/5/20
or	R	0110011	110	0000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111			37
beq bne	SB SB	1100011 1100011	000 001		63/0 63/1
blt	SB	1100011	100		63/4
bge	SB	1100011	101		63/5
bltu	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	1	1100111	000		67/0
jal ecall	UJ I	1101111 1110011	000	0000000 00000	6F 73/0/000
csrrw	i	1110011	001	0000000 00000	73/0/000
csrrs	1	1110011	010		73/2
csrrc	I	1110011	011		73/3
csrrwi	1	1110011	101		73/5
csrrsi csrrci	1	1110011	110		73/6 72/7
mul	I R	1110011 0110011	111 000	0000001	73/7 33/0/01
mulh	R	0110011	001	0000001	33/1/01
mulhsu	R	0110011	010	0000001	33/2/01
mulhu	R	0110011	011	0000001	33/3/01
div divu	R R	0110011	100	0000001	33/4/01 33/5/01
rem	R	0110011 0110011	101 110	0000001 0000001	33/6/01
remu	R	0110011	111	0000001	33/7/01
fadd.s	R	1010011	rm	0000000	53/rm/00
fclass.s	R	1010011	001	1110000	53/1/E0
fort s w	R D	1010011	rm rm	1101000 00000	53/rm/D00
fcvt.s.wu fcvt.w.s	R R	1010011 1010011	rm rm	1101000 00001 1100000 00000	53/rm/D01 53/rm/C00
fcvt.wu.s	R	1010011	rm	1100000 00001	53/rm/C01
fdiv.s	R	1010011	rm	0001100	53/rm/0C
feq.s	R	1010011	010	1010000	53/2/50
fle.s	R	1010011	000	1010000	53/0/50
flt.s flw	R I	1010011 0000111	001 010	1010000	53/1/50 07/2
fmax.s	ı R	10100111	010	0010100	53/1/14
fmin.s	R	1010011	000	0010100	53/0/14
fmul.s	R	1010011	rm	0001000	53/rm/08
fmv.w.x	R	1010011	000	1111000 00000	53/0/F00
fmv.x.w fsgnj.s	R R	1010011	000	1110000 00000 0010000	53/0/E00 53/0/10
fsgnjn.s	к R	1010011 1010011	000 001	0010000	53/0/10
fsgnjx.s	R	1010011	010	0010000	53/2/10
fsqrt.s	R	1010011	rm	0101100 00000	53/rm/580
fsub.s	R	1010011	rm	0000100	53/rm/04
fsw	S	0100111	010	0010000 00000	27/2
uret	R	1110011	000	0010000 00000	73/0/200

IEEE 754 FLOATING-POINT STANDARD

 $(-1)^S \times (1 + Fraction) \times 2^{(Expoent-Bias)}$ where Half-precision Bias=15, Single-Precision Bias=127, Double-Precision Bias=1023, Quad-Precision Bias=16383

IEEE Half, Single, Double, and Quad-Precision Formats:

S	Exponent	Fraction	
15	14:10	9:0	<u> </u>
S	Exponent	Fractio	n
31	30:23	22:0	
S	Exponent		Fraction
63	62:52		51:0
S	Exponent		Fraction
127	126:112		111:0

REGISTER NAME, USE, CALLING CONVENTION

REGISTER	NAME	USE	SAVED?
x0	zero	The constant value 0	N.A.
x1	ra	Return Address	No
x2	sp	Stack Pointer	Yes
x3	gp	Global Pointer	
x4	tp	Thread Pointer	
x5-x7	t0-t2	Temporaries	No
x8	s0/fp	Saved Register/Frame Pointer	Yes
x9	s1	Saved Register	Yes
x10-x11	a0-a1	Function Arguments/Return Values	No
x12-x17	a2-a7	Function Arguments	No
x18-x27	s2-s11	Saved Registers	Yes
x28-x31	t3-t6	Temporaries	No
f0-f7	ft0-ft7	FP Temporaries	No
f8-f9	fs0-fs1	FP Saved Registers	Yes
f10-f11	fa0-fa1	FP Function Arguments/Return Values	No
f12-f17	fa2-fa7	FP Function Arguments	No
f18-f27	fs2-fs11	Saved Registers	Yes
f28-f31	ft8-ft11	Temporaries	No

FCSR (Float-point Control and Status Register)

31	•••	8	7	6	5	4	3	2	1	0
Reserved		Rou	nd Mo	de	NV	DZ	OF	UF	NX	

NX

Round Mode(rm)

ittoui	Round Mode(IIII)				
000	to even				
001	to zero				
010	to -∞				
011	to +∞				
100	to max mag				
111	N.A. (Rars)				

Flags NV Invalid Operation DZ Divide by Zero OverFlow UF UnderFlow

Inexact

Service	a7	Input	Output
Print Integer	1	a0=integer	Print an Integer on console
Print Float	2	fa0=float	Print a Float on console
Print String	4	a0=address of the string	Print a null-terminated string
Read Integer	5		Return in a0 the integer read from console
Read Float	6		Return in fa0 the float read from console
Read String	8	a0=buffer address,	Return in a0 address the string read
Redu String	0	a1=max num characters	from console
Print Char	11	a0=char (ASCII)	Print a char a0 (ASCII)
Exit	10		Return to operational system
Read Char	12		Return in a0 the ASCII code of a
Read Cital	12		pressed key
Time	30		Return in {a1,a0} the system time
Sleep	32	a0=time(ms)	Sleep for a0 miliseconds
Print Int Hex	34	a0=integer	Print an integer a0 in hexadecimal
Rand	41		Return a random number in a0

	Decim	Binary P	refix		
mili(m)	mili(m) 10 ⁻³		10 ³	kibi(ki)	2 ¹⁰
micro(μ)	10 ⁻⁶	Mega(M)	10 ⁶	Mebi(Mi)	2 ²⁰
nano(n)	10 ⁻⁹	Giga(G)	10 ⁹	Gibi(Gi)	2 ³⁰
pico(p)	10 ⁻¹²	Tera(T)	10 ¹²	Tebi(Ti)	2 ⁴⁰
femto(f)	10 ⁻¹⁵	Peta(P)	10 ¹⁵	Pebi(Pi)	2 ⁵⁰
atto(a)	10 ⁻¹⁸	Exa(E)	10 ¹⁸	Exbi(Ei)	2 ⁶⁰
zepto(z)	10 ⁻²¹	Zetta(Z)	10 ²¹	Zebi(Zi)	2 ⁷⁰
yocto(y)	10 ⁻²⁴	Yotta(Y)	10 ²⁴	Yobi(Yi)	2 ⁸⁰