Reference Data v1.3					
	D -	C		D-1-	4 7
	KP	Terei	nce	Data	V I . 3

ARITHMETIC CORE INSTRUCTION SET **RV32M Multiply Extension**

R

R

R

R

R

R

R

RV32F Floating-Point Extensions

ı

S

R ADD

R

R

R

R

R4

R

R

R

R

R

R

R

R

FMT NAME

MULtiply

DIVide

Load

Store

SUBtract

MULtiply

DIVide

SQuare RooT

R4 Multiply-ADD

R4 Multiply-SUB

SiGN source

MINimum

MAXimum

Classify type

Move from Integer

Move to Integer

Xor SiGN source

Negative Multiply-ADD

Negative Multiply-SUB

Negative SiGN source

Compare Float EQual

Compare Float Less Than

Compare Float Less or Equal

REMainder

MULtiply upper Half

DIVide Unsigned

REMainder Unsigned

MULtiply upper Half Unsigned

DESCRIPTION (in Verilog)

R[rd]=R[rs1]*R[rs2](31:0)

MULtiply upper Half Sign/Unsig R[rd]=R[rs1]*R[rs2](63:32)

R[rd]=R[rs1]*R[rs2](63:32)

R[rd]=R[rs1]*R[rs2](63:32)

R[rd]=(R[rs1]/R[rs2])

R[rd]=(R[rs1]/R[rs2])

R[rd]=(R[rs1]%R[rs2])

R[rd]=(R[rs1]%R[rs2])

F[rd]=M[R[rs1]+imm]

M[R[rs1]+imm]=F[rs2]

F[rd]=F[rs1]+F[rs2]

F[rd]=F[rs1]-F[rs2]

F[rd]=F[rs1]*F[rs2]

F[rd]=F[rs1]/F[rs2]

F[rd]=sqrt(F[rs1])

F[rs1](30:0)}

F[rs2]

F[rs2]

F[rd]=F[rs1]*F[rs2]+F[rs3]

F[rd]=F[rs1]*F[rs2]-F[rs3]

F[rd]=-(F[rs1]*F[rs2]+F[rs3])

F[rd]=-(F[rs1]*F[rs2]-F[rs3])

F[rd]={F[rs2](31),F[rs1](30:0)}

F[rd]={!F[rs2](31),F[rs1](30:0)}

 $F[rd]={F[rs2](31)^F[rs1](31),}$

F[rd]=(F[rs1]<F[rs2])?F[rs1]:

F[rd]=(F[rs1]>F[rs2])?F[rs1]:

R[rd]=(F[rs1]==F[rs2])?1:0

R[rd]=(F[rs1]<F[rs2])?1:0

R[rd]=(F[rs1]<=F[rs2])?1:0

8)

R[rd]=class(F[rs1])

F[rd]=R[rs1]

R[rd]=F[rs1]

2)

2)

2)

MNEMONIC

mul

mulh

mulhsu

mulhu

div

divu

rem

remu

flw

fsw

fadd.s

fsub.s

fmul.s

fdiv.s

fsgrt.s

fmadd.s

fmsub.s

fmnadd.s

fmnsub.s

fsgnj.s

fsgnjn.s

fsgnjx.s

fmin.s

fmax.s

feq.s

flt.s

fle.s

fclass.s

fmv.s.x

fmv.x.s

	•	Refe	rence Data v1.3	_
RV32I BASE	INTE	GER INSTRUCTIONS, in	alphabetical order	
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	
add	R	ADD	R[rd]=R[rs1]+R[rs2]	
addi	I	ADD Immediate	R[rd]=R[rs1]+imm	
and	R	AND	R[rd]=R[rs1] & R[rs2]	
andi	ı	AND Immediate	R[rd]=R[rs1] & imm	
auipc	U	Add Upper Imm to PC	R[rd]=PC+{imm,12'b0}	
beq		Branch EQual	if(R[rs1]=R[rs2]) PC=PC+{imm,1'b0}	
bge	SB		if(R[rs1]>=R[rs2]) PC=PC+{imm,1'b0}	
bgeu	SB	Branch Greater or	if(R[rs1]>=R[rs2]) PC=PC+{imm,1'b0}	21
bgcu	36			۷)
h1+	CD	Equal Unsigned	:f/D[1]	
blt	SB	Branch Less Than	if(R[rs1] <r[rs2]) pc="PC+{imm,1'b0}</td"><td>21</td></r[rs2])>	21
bltu	SB	_	if(R[rs1] <r[rs2]) pc="PC+{imm,1'b0}</td"><td>2)</td></r[rs2])>	2)
bne	SB	Branch Not Equal	if(R[rs1]!=R[rs2]) PC=PC+{imm,1'b0}	
csrrc	I	Cont./Stat.RegRead&	R[rd]=CSR; CSR=CSR&!R[rs1]	
		Clear		
csrrci	I	Cont./Stat.RegRead&	R[rd]=CSR; CSR=CSR&!imm	
		Clear Imm		
csrrs	I	Cont./Stat.RegRead&	R[rd]=CSR; CSR=CSR R[rs1]	
		Set		
csrrsi	I	Cont./Stat.RegRead&	R[rd]=CSR; CSR=CSR imm	
		Set Imm		
csrrw	I	Cont./Stat.RegRead&	R[rd]=CSR; CSR=R[rs1]	
		Write		
csrrwi	I	Cont./Stat.RegRead&	R[rd]=CSR; CSR=imm	
		Write Imm	,	
ebreak	ı	Environment BREAK	Transfer control to debugger	
ecall	i	Environment CALL	Transfer control to operating system	
fence	i	Synch thread	Synchronizes threads	
fence.i	i	Sync Instr & Data	Synchronizes writes to instr stream	
jal	UJ	Jump & Link	R[rd]=PC+4; PC=PC+{imm,1'b0}	
jalr	I	Jump & Link Register	R[rd]=PC+4; PC=(R[rs1]+imm)&(!1)	۵۱
Jair	'	Julip & Lilik Register	κ[iu]=PC+4, PC=(κ[is1]+iiiiii)α(!1)	3)
lb		Land Duta	D[4] (24/-84[]/7) 84[D[4].	41
ID	I	Load Byte	R[rd]={24'bM[](7),M[R[rs1]+	4)
11.			imm](7:0)}	
lbu	I	Load Byte Unsigned	$R[rd]={24'b0,M[R[rs1]+imm](7:0)}$	
			DI 12 (46/1 44/2/45) 44/DI 42	• \
lh	I	Load Halfword	R[rd]={16'bM[](15),M[R[rs1]+	4)
			imm](15:0)}	
lhu	I		$R[rd]=\{16'b0,M[R[rs1]+imm](15:0)\}$	
lui	U	Load Upper Immediate		
lw	I	Load Word	R[rd]=M[R[rs1]+imm]	4)
or	R	OR	R[rd]=R[rs1] R[rs2]	
ori	I	OR Immediate	R[rd]=R[rs1] imm	
sb	S	Store Byte	M[R[rs1]+imm](7:0)=R[rs2](7:0)	
sh	S	Store Halfword	M[R[rs1]+imm](15:0)=R[rs2](15:0)	
sll	R	Shift Left	R[rd]=R[rs1] << R[rs2]	
slli	I	Shift Left Immediate	R[rd]=R[rs1]< <imm< td=""><td></td></imm<>	
slt	R	Set Less Than	R[rd]=(R[rs1] <r[rs2])?1:0< td=""><td></td></r[rs2])?1:0<>	
slti	I	Set Less Than Imm	R[rd]=(R[rs1] <imm)?1:0< td=""><td></td></imm)?1:0<>	
sltu	R	Set Less Than Unsign	R[rd]=(R[rs1] <r[rs2])?1:0< td=""><td>2)</td></r[rs2])?1:0<>	2)
sltiu	ı	_	R[rd]=(R[rs1] <imm)?1:0< td=""><td>2)</td></imm)?1:0<>	2)
sra	R	Shift Right Arithmetic	R[rd]=R[rs1]>>>R[rs2]	5)
srai	ı	Shift Right Arith Imm	R[rd]=R[rs1]>>>imm	5)
srl	R	Shift Right	R[rd]=R[rs1]>>R[rs2]	-,
srli	I	Shift Right Immediate	R[rd]=R[rs1]>>imm	
sub	ı R	SUBtract	R[rd]=R[rs1]-R[rs2]	
SW	S	Store Word	M[R[rs1]+imm]=R[rs2]	
xor	R	XOR Immediate	R[rd]=R[rs1]^R[rs2]	
xori	I	XOR Immediate	R[rd]=R[rs1]^imm	
Notos:	21	Operation comme	ianad into acre (instant 3/	n 4 1
Notes:	2)		igned integers (instead 2's complemen	
	3)	ı ne ıeast sıgnıficant bit	of the branch address in jalr is set to (J

fcvt fcvt	.s.w .s.wu .w.s	R (Convert from Unsig Integer F[rd Convert to Integer R[rd]=float(R[rs1]]=float(R[rs1] I]=integer(F[r I]=integer(F[r) s1])	2)	
	CORE IN	STRUC	TION FORMAT	s						
	31	25	25 24 20 19 15 14			14	12	11 7	6	0
R	func	:t7	rs2	rs1		funct	t3	rd	opcode	
1		imm[11:0] rs1 ft				funct	t3	rd	opcode	
S	imm[1	.1:5]] rs2 rs1			funct	unct3 imm[4:0]		opcode	
SB	imm[12	10:5]	rs2	rs1		funct3		imm[4:1 11]	opcode	
U	imm[31:12]						rd	opcode		
UJ	imm[20 10:1 11 19:12]						rd	opcode		

(signed) Load instructions extend the sign bit of data

Replicates the sign bit to fill in the leftmost bits of the result 5) during right shift

Multiply with one operand signed and one unsigned

Classify writes a 10-bit mask to show which properties are true (e.g. -inf, -0, +0, +inf, denorm...)

The immediate field is sign-extended in RISC-V

PSEUDO INSTRUCTIONS

MNEMONIC	NAME	DESCRIPTION	USES
beqz	Branch == Zero	If(R[rs1]==0) PC=PC+{imm,1'b0}	beq
bnez	Branch != Zero	If(R[rs1]!=0) PC=PC+{imm,1'b0}	bne
fabs.s	Absolut Value	F[rd]=(F[rs1]<0)?-F[rs1]:F[rs1]	fsgnx
fmv.s	FP move	F[rd]=F[rs1]	fsgnj
fneg.s	FP negate	F[rd]=-F[rs1]	fsgnjn
j	Jump	PC={imm,1'b0}	jal
jr	Jump Register	PC=R[rs1]	jalr
la	Load Address	R[rd]=address	auipc
li	Load Immediate	R[rd]=immediate	addi
mv	Move	R[rd]=R[rs1]	addi
neg	Negate	R[rd]=-R[rs1]	sub
nop	No Operation	R[zero]=R[zero]+zero	addi
not	Not	R[rd]=!R[rs1]	xori
ret	Return	PC=R[ra]	jalr
seqz	Set if == Zero	R[rd]=(R[rs1]==0)?1:0	sltiu
snez	Set if != Zero	R[rd]=(R[rs1]!=0)?1:0	sltu

OPCODES IN NUMERICAL ORDER BY OPCODE

OPCODES IN N	IUMER	ICAL ORDE	R BY OPC	ODE	
MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 RS2	HEX
lb	I	0000011	000		03/0
lh	I	0000011	001		03/1
lw	1	0000011	010		03/2
lbu lhu	1	0000011	100		03/4
addi	 	0000011 0010011	101 000		03/5 13/0
slli	i	0010011	000	0000000	13/1/00
slti	i	0010011	010		13/2
sltiu	1	0010011	011		13/3
xori	1	0010011	100		13/4
srli	I	0010011	101	0000000	13/5/00
srai	1	0010011	101	0100000	13/5/20
ori andi	l I	0010011	110		13/6
auipc	U	0010011 0010111	111		13/7 17
sb	S	0100011	000		23/0
sh	S	0100011	001		23/1
SW	S	0100011	010		23/2
add	R	0110011	000	0000000	33/0/00
sub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
slt sltu	R R	0110011 0110011	010 011	0000000 0000000	33/2/00 33/3/00
xor	R	0110011	100	0000000	33/4/00
srl	R	0110011	101	0000000	33/5/00
sra	R	0110011	101	0100000	33/5/20
or	R	0110011	110	0000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111			37
beq	SB	1100011	000		63/0
bne blt	SB SB	1100011 1100011	001 100		63/1 63/4
bge	SB	1100011	101		63/5
bltu	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	1	1100111	000		67/0
jal	UJ	1101111			6F
ecall	!	1110011	000	0000000 00000	73/0/000
csrrw	l I	1110011 1110011	001 010		73/1 73/2
csrrc	i	1110011	010		73/2
csrrwi	1	1110011	101		73/5
csrrsi	1	1110011	110		73/6
csrrci	1	1110011			73/7
mul mulh	R R	0110011	000	0000001	33/0/01
mulhsu	R R	0110011 0110011	001 010	0000001 0000001	33/1/01 33/2/01
mulhu	R	0110011	010	0000001	33/3/01
div	R	0110011	100	0000001	33/4/01
divu	R	0110011	101	0000001	33/5/01
rem	R	0110011	110	0000001	33/6/01
remu	R	0110011	111	0000001	33/7/01
fadd.s	R	1010011	rm 001	0000000	53/rm/00 53/1/E0
fclass.s fcvt.s.w	R R	1010011 1010011	001 rm	1110000 1101000 00000	53/1/EU 53/rm/D00
fcvt.s.wu	R	1010011	rm	1101000 00000	53/rm/D00
fcvt.w.s	R	1010011	rm	1100000 00000	53/rm/C00
fcvt.wu.s	R	1010011	rm	1100000 00001	53/rm/C01
fdiv.s	R	1010011	rm	0001100	53/rm/0C
feq.s	R	1010011	010	1010000	53/2/50
fle.s	R	1010011	000	1010000	53/0/50
flt.s flw	R I	1010011 0000111	001 010	1010000	53/1/50 07/2
fmax.s	R	1010011	010	0010100	53/1/14
fmin.s	R	1010011	000	0010100	53/0/14
fmul.s	R	1010011	rm	0001000	53/rm/08
fmv.w.x	R	1010011	000	1111000 00000	53/0/F00
fmv.x.w	R	1010011	000	1110000 00000	53/0/E00
fsgnj.s	R	1010011	000	0010000	53/0/10
fsgnjn.s fsgnjx.s	R R	1010011 1010011	001 010	0010000 0010000	53/1/10 53/2/10
fsqrt.s	R	1010011	rm	0101100 00000	53/2/10 53/rm/580
fsub.s	R	1010011	rm	0000100	53/rm/04
fsw	S	0100111	010		27/2
uret	R	1110011	000	0010000 00000	73/0/200

IEEE 754 FLOATING-POINT STANDARD

 $(-1)^{S}\times(1+Fraction)\times2^{(Expoent-Bias)}$ where Half-precision Bias=15, Single-Precision Bias=127, Double-Precision Bias=1023, Quad-Precision Bias=16383

IEEE Half, Single, Double, and Quad-Precision Formats:

S	Exponent	F	raction			
15	14:10		9:0	-	_	
S	Exponent		Fraction			
31	30:23		22:0		_	
S	Exponent	onent Fraction				
63	62:52			51:0		
S	Exponent		•	Fract	ion	•
127	126:112		•	111	:0	

REGISTER NAME, USE, CALLING CONVENTION

REGISTER	NAME	USE	SAVED?
x0	zero	The constant value 0	N.A.
x1	ra	Return Address	No
x2	sp	Stack Pointer	Yes
x3	gp	Global Pointer	
x4	tp	Thread Pointer	-
x5-x7	t0-t2	Temporaries	No
x8	s0/fp	Saved Register/Frame Pointer	Yes
x9	s1	Saved Register	Yes
x10-x11	a0-a1	Function Arguments/Return Values	No
x12-x17	a2-a7	Function Arguments	No
x18-x27	s2-s11	Saved Registers	Yes
x28-x31	t3-t6	Temporaries	No
f0-f7	ft0-ft7	FP Temporaries	No
f8-f9	fs0-fs1	FP Saved Registers	Yes
f10-f11	fa0-fa1	FP Function Arguments/Return Values	No
f12-f17	fa2-fa7	FP Function Arguments	No
f18-f27	fs2-fs11	Saved Registers	Yes
f28-f31	ft8-ft11	Temporaries	No

FCSR (Float-point Control and Status Register)

31	•••	8	7	6	5	4	3	2	1	0
	Reserved		Rou	nd Mo	de	NV	DZ	OF	UF	NX

Round Mode(rm)

Mounta Mouc(IIII)					
000	to even				
001	to zero				
010	to -∞				
011	to +∞				
100	to max mag				
111	N.A. (Rars)				

Flags

NV	Invalid Operation
DZ	Divide by Zero
OF	OverFlow
UF	UnderFlow
NX	Inexact

Service	a7	Input	Output
Print Integer	1	a0=integer	Print an Integer on console
Print Float	2	fa0=float	Print a Float on console
Print String	4	a0=address of the string	Print a null-terminated string
Read Integer	5		Return in a0 the integer read from console
Read Float	6		Return in fa0 the float read from console
Read String	8	a0=buffer address, a1=max num characters	Return in a0 address the string read from console
Print Char	11	a0=char (ASCII)	Print a char a0 (ASCII)
Exit	10		Return to operational system
Read Char	12		Return in a0 the ASCII code of a pressed key
Time	30		Return in {a1,a0} the system time
Sleep	32	a0=time(ms)	Sleep for a0 miliseconds
Print Int Hex	34	a0=integer	Print an integer a0 in hexadecimal
Rand	41		Return a random number in a0

	Decim	Binary Prefix			
mili(m)	10 ⁻³	kilo(k)	10 ³	kibi(ki)	2 ¹⁰
micro(μ)	10 ⁻⁶	Mega(M)	10 ⁶	Mebi(Mi)	2 ²⁰
nano(n)	10 ⁻⁹	Giga(G)	10 ⁹	Gibi(Gi)	2 ³⁰
pico(p)	10 ⁻¹²	Tera(T)	10 ¹²	Tebi(Ti)	2 ⁴⁰
femto(f)	10 ⁻¹⁵	Peta(P)	10 ¹⁵	Pebi(Pi)	2 ⁵⁰
atto(a)	10 ⁻¹⁸	Exa(E)	10 ¹⁸	Exbi(Ei)	2 ⁶⁰
zepto(z)	10 ⁻²¹	Zetta(Z)	10 ²¹	Zebi(Zi)	2 ⁷⁰
yocto(y)	10 ⁻²⁴	Yotta(Y)	10 ²⁴	Yobi(Yi)	2 ⁸⁰