

# **PROJECT REPORT**



**Topic : FPGA-Based Traffic Light Controller with  
Priority System using Verilog**


**Submitted By : Abdullah Ansari**

**3<sup>rd</sup> Year Electronics and Telecommunications engineering  
Sinhgad Academy of Engineering (SAE), Pune**

## PROBLEM STATEMENT :

The aim of the project is to design a traffic controller for a T-intersection.


Let's understand the problem statement through the image given below.



The six cases present here eventually turn to the six states.

## State Diagram :

<b>TMG</b>	<b>7s</b>
<b>TY</b>	<b>2s</b>
<b>TTG</b>	<b>5s</b>
<b>TSG</b>	<b>3s</b>



## **VERILOG CODE :**

```
'timescale 1ns / 1ps
///////////
// Company:
// Engineer:
//
// Create Date: 20.01.2026 10:53:25
// Design Name:
// Module Name: Traffic_Light_Controller
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////
```

```
module Traffic_Light_Controller(
    input clk,rst,
    output reg [2:0]light_M1,
```

```
output reg [2:0]light_S,
output reg [2:0]light_MT,
output reg [2:0]light_M2
);
parameter S1=0, S2=1, S3 =2, S4=3, S5=4,S6=5;
reg [3:0]count;
reg[2:0] ps;
parameter sec7=7,sec5=5,sec2=2,sec3=3;
always@(posedge clk or posedge rst)
begin
if(rst==1)
begin
ps<=S1;
count<=0;
end
else
case(ps)
S1: if(count<sec7)
begin
ps<=S1;
count<=count+1;
end
else
begin
ps<=S2;
count<=0;
```

end

S2: if(count<sec2)

begin

ps<=S2;

count<=count+1;

end

else

begin

ps<=S3;

count<=0;

end

S3: if(count<sec5)

begin

ps<=S3;

count<=count+1;

end

else

begin

ps<=S4;

count<=0;

end

S4:if(count<sec2)

begin

ps<=S4;

count<=count+1;

end

```
else
begin
ps<=S5;
count<=0;
end
S5:if(count<sec3)
begin
ps<=S5;
count<=count+1;
end
else
begin
ps<=S6;
count<=0;
end
S6:if(count<sec2)
begin
ps<=S6;
count<=count+1;
end
else
begin
ps<=S1;
count<=0;
end
default: ps<=S1;
```

```
endcase  
end  
always@(ps)  
begin  
case(ps)  
S1:  
begin  
light_M1<=3'b001;  
light_M2<=3'b001;  
light_MT<=3'b100;  
light_S<=3'b100;  
end  
S2:  
begin  
light_M1<=3'b001;  
light_M2<=3'b010;  
light_MT<=3'b100;  
light_S<=3'b100;  
end  
S3:  
begin  
light_M1<=3'b001;  
light_M2<=3'b100;  
light_MT<=3'b001;  
light_S<=3'b100;  
end
```

S4:

begin

light\_M1<=3'b010;

light\_M2<=3'b100;

light\_MT<=3'b010;

light\_S<=3'b100;

end

S5:

begin

light\_M1<=3'b100;

light\_M2<=3'b100;

light\_MT<=3'b100;

light\_S<=3'b001;

end

S6:

begin

light\_M1<=3'b100;

light\_M2<=3'b100;

light\_MT<=3'b100;

light\_S<=3'b100;

end

default:

begin

light\_M1<=3'b000;

light\_M2<=3'b000;

light\_MT<=3'b000;

```
light_S<=3'b010;
```

```
end
```


```
endcase
```

```
end
```

```
endmodule
```

```
*****  
*****
```

## RTL-SCHEMATIC



**TESTBENCH :**

```
'timescale 1ns / 1ps
```

```
//////////
```

```
// Company:
```

```
// Engineer:
```

```
//
```

```
// Create Date: 20.01.2026 12:55:30
```

```
// Design Name:
```

```
// Module Name: Traffic_Light_Controller_TB
```

```
// Project Name:
```

```
// Target Devices:
```

```
// Tool Versions:
```

```
// Description:
```

```
//
```

```
// Dependencies:
```

```
//
```

```
// Revision:
```

```
// Revision 0.01 - File Created
```

```
// Additional Comments:
```

```
//
```

```
//////////
```

```
module Traffic_Light_Controller_TB;
```

```
reg clk,rst;
```

```
wire [2:0]light_M1;
```

```
wire [2:0]light_S;
```

```
wire [2:0]light_MT;
```

```

wire [2:0]light_M2;

Traffic_Light_Controller dut(.clk(clk) , .rst(rst) , .light_M1(light_M1) ,
.light_S(light_S) ,.light_M2(light_M2),.light_MT(light_MT) );

initial
begin
clk=1'b0;
forever #(1000000000/2) clk=~clk;
end

initial
begin
rst=0;
#1000000000;
rst=1;
#1000000000;
rst=0;
#(1000000000*200);
$finish;
end


endmodule

```

```

*****
*****
```

## SIMULATED WAVEFORM :




Upon analysing the waveform we can clearly see that the FSM works perfectly.

## IO PORT ASSIGNMENT :

Name	Direction	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type	
<b>All ports (14)</b>												
light_M1[3]	OUT			✓	15	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_M1[2]	OUT		H17	✓	15	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_M1[1]	OUT		K15	✓	15	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_M1[0]	OUT		J13	✓	15	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_M2[3]	OUT			✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_M2[2]	OUT		N14	✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_M2[1]	OUT		R18	✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_M2[0]	OUT		V17	✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_MT[3]	OUT			✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_MT[2]	OUT		U17	✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_MT[1]	OUT		V16	✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_MT[0]	OUT		T15	✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_S[3]	OUT			✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_S[2]	OUT		U14	✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_S[1]	OUT		T16	✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
light_S[0]	OUT		V15	✓	14	LVC MOS33*	✓	3.300	12	✓ SLOW	✓ NONE	✓ F
<b>Scalar ports (2)</b>												

The ports are assigned from the ucf file.

## SCHEMATIC AFTER SYNTHESIS :



## REPORTS AFTER SYNTHESIS :

### 1. TIMING REPORT :-

Design Timing Summary			
	Setup	Hold	Pulse Width
	Worst Negative Slack (WNS): inf	Worst Hold Slack (WHS): inf	Worst Pulse Width Slack (WPWS): NA
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	26	Total Number of Endpoints:	26
There are no user specified timing constraints.			

## **2. NOISE REPORT :-**

### **3. UTILIZATION REPORT :-**

Tcl Console    Messages    Log    Reports    Design Runs    Methodology    DRC    Noise    Utilization    x    Timing    ?    -    □    ⚙

(utilization\_1)

**Summary**

Hierarchy

**Summary**

✓ Slice Logic

- ✗ Slice LUTs (<1%)
- ✗ LUT as Logic (<1%)
- ✗ Slice Registers (<1%)
- ✗ Register as Flip Flop
- ✗ F7 Muxes (<1%)

Memory

DSP

✓ IO and GT Specific

- ✗ Bonded IOB (7%)
- ✗ IOB Master Pads
- ✗ IOB Slave Pads

✓ Clocking

- ✗ BUFGCTRL (3%)

Specific Feature

Primitives

Black Boxes


Instantiated Netlists

**Utilization**


Resource	Utilization	Available	Utilization %
LUT	21	63400	0.03
FF	6	126800	0.00
IO	14	210	6.67

Utilization (%)


## 4. POWER REPORT :-




## SCHEMATIC AFTER IMPLEMENTATION :



## DEVICE LAYOUT AFTER IMPLEMENTATION :



## ZOOM IN VIEW :




## **REPORTS AFTER IMPLEMENTATION :**

## A. TIMING REPORT :-

The screenshot shows the 'Timing' tab selected in the top navigation bar. The left sidebar contains a tree view with nodes like 'General Information', 'Timer Settings', 'Design Timing Summary' (which is currently selected), 'Check Timing (33)', 'Intra-Clock Paths', 'Inter-Clock Paths', 'Other Path Groups', 'User Ignored Paths', and 'Unconstrained Paths'. The main content area displays a table with three columns: 'Setup', 'Hold', and 'Pulse Width'. The 'Setup' column lists 'Worst Negative Slack (WNS): inf', 'Total Negative Slack (TNS): 0.000 ns', 'Number of Failing Endpoints: 0', and 'Total Number of Endpoints: 26'. The 'Hold' column lists 'Worst Hold Slack (WHS): inf', 'Total Hold Slack (THS): 0.000 ns', 'Number of Failing Endpoints: 0', and 'Total Number of Endpoints: 26'. The 'Pulse Width' column lists 'Worst Pulse Width Slack (WPWS): NA', 'Total Pulse Width Negative Slack (TPWS): NA', 'Number of Failing Endpoints: NA', and 'Total Number of Endpoints: NA'. Below the table, a message states 'There are no user specified timing constraints.'

## **B. NOISE REPORT :-**

## C. UTILIZATION REPORT :-



## D. POWER REPORT :-

