




Latches:

- Temporary storage device
- The basic form is SR Latch
- Created 2 NOR gates




S	R	Q	\bar{Q}	
0	0	Q	\bar{Q}	Memory state
0	1	0	1	Reset \bar{Q}
1	0	1	0	Set Q
1	1			Invalid mode


Case 01:




Case 02:



Case 03:



Case 04:



When there is at least one 1, then output is 0.


Disadvantages:

↳ It has an invalid mode


↳ Due to glitches, S & R values can change.

gated S-R Latch:

↳ Reduces the possibility of glitches occurring.




E	S	R	Q	
0	0	0	Q	1 0 1 0 1 0 1 0
0	0	1	Q	0 1 0 1 0 1 0 1
0	1	0	Q	0 1 0 1 0 1 0 1
0	1	1	Q	0 1 0 1 0 1 0 1
1	0	0	Q	0 1 0 1 0 1 0 1
1	0	1	0	Reset
1	1	0	1	Set
1	1	1		Invalid mode




D-Latch:

↳ Combines S-R into D.

↳ Resolves the invalid mode





ϵ	D	Q	\bar{Q}
0	0	Q	\bar{Q}
0	1	Q	\bar{Q}
1	0	0	1
1	1	1	0

↳ Q follows D when $\epsilon=1$


Flip-flops:

Latch: A latch can store data indefinitely only as long as the power is maintained. However, it is more prone to accidental overwriting because it updates immediately with input changes while enabled.


Flip-Flop: A flip-flop also stores data indefinitely (given power is supplied), but it does so in a much more controlled manner. It holds its state securely until the next clock edge triggers a potential update. This precise timing gives the impression that flip-flops "store data for infinite time."


clk	D	Q	\bar{Q}
0	X	Q	\bar{Q}
↑	0	0	1 RESET
↑	1	1	0 SET

Clk:




↳ when rising edge occurs, the flip flop changes its state





Q follows D.

J-k flip flop:




Clk	J	K	Q	\bar{Q}
0	0	0	0	1
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1

RESET


SET

Toggle mode

Toggle mode:




∴ D flip flop can be made to toggle as:



∴ Toggle mode acts as a frequency divider (by 2)
→ user controlled inputs

Asynchronous flip flop:




CLR

flip-flop characteristics


1. Propagation Delay:

↳ Propagation delay time specification is the time required for output to change.

↳ It's measured from their 50% levels



Set & Hold times



D to J-k flip flop:

Clk	J	K	Q	\bar{Q}
0	X	X	Q	\bar{Q}
↑	0	0	Q	\bar{Q}
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	0	1


RESET
SET
Toggle mode

Clk	D	Q	\bar{Q}
0	X	Q	\bar{Q}
↑	0	0	1
↑	1	1	0

RESET
SET

Jk \ Q	0	1
00	0	1
01	0	0
11	1	0
10	1	1

$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$



J-k flip-flop to 0

D	Qn	Qn+1
0	0	0
0	1	0
1	0	1
1	1	1

Qn \ Q	0	1
0	0	0
1	1	1

Qn \ Q	0	1
0	1	1
1	0	0

J=0 , k=0

