




Labi Og Verhilog
Module:
module m_name (Input X, Output Y);
endmodule
N = NOT $1 = OR$ $J = AND$ $N = XOR$
A = XOK
Steps
1. Open Vestilog
2 Create new project
3. Add new source - > VHD module
4. Add new source Co VHO Test fixture
reg X;
wife Y;
m_name uut (.x(x),.x(x));
intial begin
write truth table here.
X=0; Y=0; # 10-> Delay Bfinish;
end
endmodule







Practice # Combinational 1. Output depends on present 2. Feedback loop is NOT present 3. Memory elements NOT reguired 4. Clk signal NOT required 5. Easy to design Characteristic Equation: J K Qn Qn+1 O Qn Qn+1 T Qn Qn+1 R T Qn Qn+1

Sequential

1. Output depends on both present inputs & states.

2. Feedback loop

3. Mamory elements required

4. CIK signal required

5. O'fficult to design.