


# Lab-07:


## Latches:

### 1. S-R Latch:

S	R	
0	0	Invalid
0	1	SET
1	0	RESET
1	1	Memory




### 3. D-Latch



S	R	Q	$\bar{Q}$
0	0	Q	$\bar{Q}$
0	1	0	1
1	0	1	0
1	1	Invalid mode	


### 2. Gated - SR Latch:



R	S	Q	$\bar{Q}$
0	0	Q	$\bar{Q}$
0	1	0	1
1	0	1	0
1	1	Invalid mode	


# Flip flop:

## 1. S-R flip flop:




S	R	Q	$\bar{Q}$
0	0	Invalid	
0	1	1	0
1	0	0	1
1	1	Q	$\bar{Q}$

## 2. D-flip flop:




D	Q	$\bar{Q}$
0	0	1
1	1	0

## 3. J-K flip flop:




J	K	Q	$\bar{Q}$
0	0	Q	$\bar{Q}$
0	1	0	1
1	0	1	0
1	1	Toggle	

4. T-flip flop:




Lab: 08


Up Counter:




Down counter:




Asyn Up counter:



Asyn Up counter:




Johnson Counter:




# Lab: 09 Shift Registers:


## 1. Serial In/Serial out:




## 2. Serial In/Parallel out




## 3. Parallel In/Parallel out:



#### 4. Parallel In / Serial out Load/Shift



#### 4 bit bi-directional Shift register:



# Lab: 09 Verilog

Module:

```
module m_name (Input X, Output Y);  
endmodule
```

$\sim$  = NOT  
| = OR  
 $\&$  = AND  
 $\wedge$  = XOR  
 $\sim\&$  = NAND

assign Y =  $\sim$ X

Steps:

1. Open Verilog
2. Create new project
3. Add new source  $\rightarrow$  VHDL module
4. Add new source  
 $\hookrightarrow$  VHDL Test fixture

```
reg X;
```

```
wire Y;
```

```
m_name uut (.X(X), .Y(Y));
```

```
initial begin
```

Write truth table here.

```
X=0;
```

```
Y=0; #10  $\rightarrow$  Delay
```

```
$finish;
```

```
end
```

```
endmodule
```

# Lab 10:


always @(posedge Clk)

clock = ~clock;


\$finish;

## Practice #:

T/S







Vesilog

- ↳ Create new proj
- ↳ New source
  - ↳ VHD module

```

module AND(input X, input Y, output O);
  assign O = X & Y;
endmodule

```

- ↳ New Source
  - ↳ VHD test fixture.
- ↳ Run.

```

module tb;
  reg X, Y;
  wire O;
  AND uut (.X(X), .Y(Y), .O(O));
  initial begin
    X=0; Y=0;
    X=0; Y=1; #10
  end
endmodule

```

X=1; Y=0; #10  
X=1; Y=1; #10

\$finish;  
end  
endmodule

J-k flip flop:

• vhd file:

module J\_k (input J, K, Clk, reg output Q);

↑ hold value over time.  
↓ change

always @(posedge clk) begin

if (J=0 & K=0) begin  
Q <= Q;

end

if (J=0 & K=1) begin  
Q <= 0;

end

if (J=1 & K=0) begin  
Q <= 1;

end

if (J=1 & K=1) begin  
Q <= ~Q;

end

end

endmodule

• v file:

module tb;

reg J, K, Clk;  
wire Q;

J\_k(.J(J), .K(K), .Clk(Clk), .Q(Q));

always begin

$clk = \sim clk; \#5$

end

initial begin

$J=0; k=0; clk=0;$

$J=0; k=0;$

$J=0; k=1; \#10$

$J=1; k=0; \#10$

$J=1; k=0; \#10$

end

endmodule

# Practice #

## Combinational

1. Output depends on present inputs only
2. Feedback loop is NOT present
3. Memory elements NOT required
4. CLK signal NOT required
5. Easy to design

Characteristic Equation:

J K  $Q_n$   $Q_{n+1}$

D  $Q_n$   $Q_{n+1}$

T  $Q_n$   $Q_{n+1}$

S R T  $Q_n$   $Q_{n+1}$

## Sequential

1. Output depends on both present inputs & states.
2. Feedback loop
3. Memory elements required
4. CLK signal required
5. Difficult to design.