#### NOTES:


1. Project Drawing Numbers: Raw PCB Gerber Files PCB Design Files Assembly Drawing Fab Drawing

Assembly Rework

100-0321401- B1 110-0321401- B1 120-0321401- B1 130-0321401- B1 140-0321401- B1 Schematic Drawing PCB Film 150-0321401- B1 160-0321401- B1 Bill of Materials 170-0321401- B1 180-0321401- B1 Schematic Design Files Functional Specification 210-0321401- B1 PCB Layout Guidelines 220-0321401- B1

# **Pre-Release Schematic** DO NOT COPY

## **MAX 10 Development Kit Board**




REV	DATE	PAGES	DESCRIPTION
Α	20 May 2014	All	INITIAL REVISION A RELEASE
В	2 Sep 2014	6	Swap pin AA21 with AA22
		7	Swap pin D5 with C3, and E8 with C6
		23	Change resistor value, R44 to 10K, R106 to 1K, R99 to 2K, R100 to 1K, R104 to 1K
		24	SW3 pin number change
		26 27	Add DNI capacitor, C70 and C166
	24 Sep 2014	1	Add functional diagram
		24	Change resistor value, R169 to 10K
	26 Jan 2015	All	Update notes for release version


PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Rev. History	/ 30	MAX10 Ground
2	Power Tree	31	Decoupling
3	Clock Tree		
4	MAX10 Bank 1 & 2		
5	MAX10 Bank 3 & 4		
6	MAX10 Bank 5 & 6		
7	MAX10 Bank 7 & 8		
8	MAX10 Configuration		
9	MAX10 Clocks		
10	PLL		
11	ADC Filter		
12	DAC		
13	DDR3 SDRAM		
14	QSPI FLASH		
15	HSMC Port		
16	GPIO, PMOD		
17	HDMI		
18	10/100/1000 Ethernet A		
19	10/100/1000 Ethernet B		
20	USB to UART		
21	On-Board USB Blaster II-1		
22	On-Board USB Blaster II-2		
23	LED, User IO, Connector		
24	Power1		
25	Power2		
26	Power3		
27	Power4		
28	Power5		
29	MAX10 Power		




Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203 Copyright (c) 2015, Altera Corporation. All Rights Reserved MAX10 FPGA Development Kit (6XX-44292R)

150-0321401-B1 Monday, January 26, 2015 Sheet







## **MAX10 Bank 3 & 4**

		MAX 10 BOTT			
		<b>BANK-3</b> ( VCCIO = 2.5V )	<b>BANK-4</b> ( VCCIO = 2.5V )		
HSMC D0	Y7			W11	HSMC RX D N13
HSMC_D1	Y8	DIFFIO_RX_B10N	DIFFIO_RX_B25N	Y11	HSMC_RX_D_P13
HSMC_D2	AB2	DIFFIO_RX_B10P	DIFFIO_RX_B25P	AB10	HSMC_RX_D_N14
HSMC_D3	AB3	DIFFIO_RX_B12N	DIFFIO_RX_B27N	AB11	HSMC_RX_D_P14
HSMC_RX_D_N6	Y3	DIFFIO_RX_B12P	DIFFIO_RX_B27P	AB12	HSMC_RX_D_N15
HSMC_RX_D_P6	Y4	DIFFIO_RX_B14N	DIFFIO_RX_B29N	AB13	HSMC_RX_D_P15
HSMC_RX_D_N7	AA5	DIFFIO_RX_B14P	DIFFIO_RX_B29P	W12	HSMC_RX_D_N8
	AB5	DIFFIO_RX_B17N	DIFFIO_RX_B35N	W13	HSMC_RX_D_P8
	AB6	DIFFIO_RX_B17P	DIFFIO_RX_B35P	AA14	HSMC_RX_D_N9
HSMC_RX_D_P5	AB7	DIFFIO_RX_B19N	DIFFIO_RX_B38N	AB15	HSMC_RX_D_P9
HSMC_RX_D_N3	AA8	DIFFIO_RX_B19P	DIFFIO_RX_B38P	AA15	HSMC_RX_D_N10
	AB8	DIFFIO_RX_B21N	DIFFIO_RX_B40N	Y16	HSMC_RX_D_P10
	AA9	DIFFIO_RX_B21P	DIFFIO_RX_B40P	AB16	HSMC_RX_D_N11
HSMC_RX_D_P4	AB9	DIFFIO_RX_B23N	DIFFIO_RX_B42N	AA16	HSMC_RX_D_P11
HSMC_RX_D_N0	V4	DIFFIO_RX_B23P	DIFFIO_RX_B42P	AB19	HSMC_RX_D_N16
HSMC_RX_D_P0	V5	DIFFIO_RX_B2N	DIFFIO_RX_B44N	AB20	HSMC_RX_D_P16
HSMC_RX_D_N1	Y1	DIFFIO_RX_B2P	DIFFIO_RX_B44P	AA19	HSMC_SDA
HSMC_RX_D_P1	Y2	DIFFIO_RX_B4N	DIFFIO_RX_B46N	Y18	HSMC_SCL
HSMC_RX_D_N2	AA1	DIFFIO_RX_B4P	DIFFIO_RX_B46P	AB21	HSMC_CLK_IN_N1
HSMC_RX_D_P2	AA2	DIFFIO_RX_B6N	DIFFIO_RX_B50N	AA20	HSMC_CLK_IN_P1
ENET_MDIO	Y5	DIFFIO_RX_B6P	DIFFIO_RX_B50P	AB17	HSMC_RX_D_N12
ENET_MDC	Y6	DIFFIO_RX_B8N	DIFFIO_RX_B58N	AB18	HSMC_RX_D_P12
HSMC_TX_D_N7	W9	DIFFIO_RX_B8P	DIFFIO_RX_B58P	V11	HSMC_TX_D_N13
	W10	DIFFIO_TX_RX_B11N	DIFFIO_TX_RX_B24N	V12	HSMC TX D P13
HSMC_TX_D_N3	W7	DIFFIO_TX_RX_B11P	DIFFIO_TX_RX_B24P	R12	HSMC_TX_D_N14
HSMC_TX_D_P3	W8	DIFFIO_TX_RX_B13N	DIFFIO_TX_RX_B26N	P12	HSMC_TX_D_P14
	R10	DIFFIO_TX_RX_B13P	DIFFIO_TX_RX_B26P	AA11	HSMC_TX_D_N15
HSMC_TX_D_P6	P10	DIFFIO_TX_RX_B15N	DIFFIO_TX_RX_B28N	AA12	HSMC_TX_D_P15
HSMC_TX_D_N5	AA6	DIFFIO_TX_RX_B15P	DIFFIO_TX_RX_B28P	V13	HSMC_TX_D_N8
HSMC_TX_D_P5	AA7	DIFFIO_TX_RX_B16N	DIFFIO_TX_RX_B34N	W14	HSMC_TX_D_P8
HSMC_TX_D_N2	W5	DIFFIO_TX_RX_B16P	DIFFIO_TX_RX_B34P	R13	HSMC_CLK_OUT_N1
HSMC_TX_D_P2	W6	DIFFIO_TX_RX_B1N	DIFFIO_TX_RX_B36N	P13	HSMC_CLK_OUT_P1
	Y10	DIFFIO_TX_RX_B1P DIFFIO_TX_RX_B22N	DIFFIO_TX_RX_B36P DIFFIO_TX_RX_B37N	Y13	HSMC_TX_D_N9
	A10	DIFFIO_TX_RX_B22N DIFFIO_TX_RX_B22P	DIFFIO_TX_RX_B37N DIFFIO_TX_RX_B37P	Y14	HSMC_TX_D_P9
HSMC_TX_D_N1	U6	DIFFIO_TX_RX_B3N	DIFFIO_TX_RX_B37P DIFFIO_TX_RX_B39N	V14	HSMC_CLK_OUT_N2
HSMC_TX_D_P1	U7			W15	HSMC_CLK_OUT_P2
HSMC_TX_D_N0	W4	DIFFIO_TX_RX_B3P DIFFIO_TX_RX_B5N	DIFFIO_TX_RX_B39P DIFFIO_TX_RX_B41N	U15	HSMC_TX_D_N10
HSMC_TX_D_P0	W3	DIFFIO_TX_RX_B5N	DIFFIO_TX_RX_B41N DIFFIO_TX_RX_B41P	V16	HSMC_TX_D_P10
ENETA_INTn	V7	DIFFIO_TX_RX_B3F	DIFFIO_TX_RX_B4TP DIFFIO_TX_RX_B43N	AA17	HSMC_TX_D_N16
ENETA_RESETn	V8	DIFFIO_TX_RX_B7P	DIFFIO_TX_RX_B43P	Y17	HSMC_TX_D_P16
ENETA_LED_LINK100	R9	DIFFIO_TX_RX_B9N	DIFFIO_TX_RX_B45N	V15	HSMC_TX_D_N11
ENETB_LED_LINK100	P9	DIFFIO_TX_RX_B9P	DIFFIO_TX_RX_B45N DIFFIO_TX_RX_B45P	W16	HSMC_TX_D_P11
	AA3	VREFB3N0	DIFFIO TX RX B49N	Y19	UART_RX
ENETB_RESETn	AB4	IO BANK3	DIFFIO_TX_RX_B49N	W18	UART_TX
		IO_B/IIVIIO	VREFB4N0	AA13	HSMC_CLK_OUT0
			IO BANK4	AB14	HSMC_PRSNTn
			IO_DANK4		
		40M50DA5404		l	
		10M50DAF484			

HSMC_RX_D_P0	R249 DNI
HSMC_RX_D_N0	
HSMC_RX_D_P1	R250 DNI
HSMC_RX_D_N1	• •
HSMC_RX_D_P2	R251 DNI
HSMC_RX_D_N2	* *
110140 BY B B0	Dose Dill
HSMC_RX_D_P3	R252 DNI
HSMC_RX_D_N3	
HEMC BY D D4	DOES DAIL
HSMC_RX_D_P4 HSMC_RX_D_N4	R253 DNI
HSWC_RA_D_N4	
HSMC_RX_D_P5	R254
HSMC RX D N5	TV204
HSMC_RX_D_P6	R255 DNI
HSMC RX D N6	-11200\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
TIGING_ROL_B_RO	
HSMC_RX_D_P7	R256 DNI
HSMC_RX_D_N7	- 1.255 V S 1.11
HSMC RX D P8	R257
HSMC RX D N8	
HSMC_RX_D_P9	R258 DNI
HSMC_RX_D_N9	
HSMC_RX_D_P10	R259 DNI
HSMC_RX_D_N10	<b>V V</b>
HSMC_RX_D_P11	R260 DNI
HSMC_RX_D_N11	<b>v v</b>
HSMC_RX_D_P12	R261 DNI
HSMC_RX_D_N12	, ,
HOMO BY B 546	Dooo DA''
HSMC_RX_D_P13	R262 DNI
HSMC_RX_D_N13	
HOMO DV D D44	Daea DNI
HSMC_RX_D_P14 HSMC_RX_D_N14	R263 DNI
N14N14	
HSMC_RX_D_P15	R264 DNI
HSMC_RX_D_P15	TYZU4 V DINI
HSMC RX D P16	R265 DNI
HSMC RX D N16	-11200 \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

### **HSMC Interface**

HSMC_D[3:0]	15
HSMC RX D P[16:0]	15
HSMC_RX_D_N[16:0]	15
HSMC TX D P[16:0]	8,15
HSMC_TX_D_N[16:0]	8,15
HSMC CLK IN P[2:1]	8,15
HSMC CLK IN N[2:1]	8,15
HSMC CLK OUT P[2:1]	15
HSMC CLK OUT N[2:1]	15
HSMC_CLK_IN0	8,15
HSMC_CLK_OUT0	15
HSMC_PRSNTn	15,22
HSMC_SDA	15
HSMC_SCL	15
	10

#### Ethernet


ENET_MDIO ENET_MDC	18,19 18,19
ENETA_INTn ENETA_RESETn	18 18
ENETB_INTn ENETB_RESETn	19 19
ENETA_LED_LINK100 ENETB_LED_LINK100	18 19

### UART

UART_RX	20
UART_TX	20
	20





	era Corporation, 301, Bibo Rd #888, S			203		
	yright (c) 2015, Altera Corporation. All F	Rights Reserve	ed.			
Title						
	MAX10 FPGA Development Kit (6X	X-44292R)				
Size	Document Number					Rev
B	150-0321401-B1					B1
Date:	Monday January 26, 2015	Sheet	5	οf	31	



#### **MAX10 Bank 7 & 8 HDMI TX** HDMI\_TX\_D[23:0] HDMI\_TX\_HS \_\_HDMI\_TX\_VS **MAX 10 TOP BANKS** HDMI\_TX\_DE \_\_HDMI\_TX\_INT **BANK-7**( VCCIO = 3.3V ) **BANK-8**( VCCIO = 3.3V ) HDMI\_TX\_D0 HDMI\_TX\_D1 HDMI\_TX\_D9 HDMI\_TX\_D2 HDMI\_TX\_D4 HDMI\_TX\_D21 USB\_DATA4 USB\_DATA5 USB\_DATA6 USB\_DATA6 USB\_DATA1 USB\_DATA1 USB\_DATA1 USB\_DATA1 USB\_DATA1 USB\_DATA1 USB\_DATA2 USB\_DATA1 USB\_DATA1 USB\_DATA1 USB\_DATA1 USB\_DATA1 USB\_DATA1 USB\_DATA1 USB\_DATA2 USB\_DATA1 DIFFIO\_RX\_T10N DIFFIO\_RX\_T39N HDMI\_SDA DIFFIO\_RX\_T10P DIFFIO\_RX\_T39P PMODA IO DIFFIO\_RX\_T41N B7 DIFFIO\_RX\_T15N PMODA\_IC HDMI\_SCI 17 DIFFIO\_RX\_T15P DIFFIO\_RX\_T41P A16 DIFFIO\_RX\_T16N DIFFIO\_RX\_T42P DIFFIO\_RX\_T43N A5 DIFFIO\_RX\_T16P DIFFIO\_RX\_T17N DIFFIO\_RX\_T43P **PMOD** DIFFIO\_RX\_T44N A2 DIFFIO RX T17P DIFFIO\_RX\_T45r DIFFIO\_RX\_T45N B3 B4 DIFFIO\_RX\_T18N PMODA\_IO[7:0] DIFFIO\_RX\_T18P B14 DIFFIO RX T19N PMODB\_IO[7:0] A14 DIFFIO\_RX\_T46N B5 DIFFIO\_RX\_T19P E15 DIFFIO\_RX\_14/r DIFFIO\_RX\_T47N E8 D5 DIFFIO RX T1N DIFFIO RX T1P E13 **MAX10 USB INTERFACE** DIFFIO RX T20N DIFFIO\_RX\_T49N C5 DIFFIO RX T20P USB DATA[7:0] 22 DIFFIO RX T21P DIFFIO RX T49P DIFFIO\_RX\_T51N B2 DIFFIO RX T21N USB\_ADDR[1:0] J12 DIFFIO\_RX\_T21N DIFFIO\_RX\_T22N 22 DIFFIO\_RX\_T51P DIFFIO\_RX\_T53N C3 DIFFIO\_RX\_T53P D7 DIFFIO\_RX\_T22P A12 DIFFIO\_RX\_T23N VREFB8N0 C6 22 22 DIFFIO\_RX\_T23P DIFFIO\_RX\_T24N IO\_BANK8 22 DIFFIO\_RX\_T24P DIFFIO\_RX\_T25N USB\_RESETn USB\_OEn 22 22 22 DIFFIO\_RX\_T25P C10 DIFFIO\_RX\_T26N DIFFIO\_RX\_T26P DIFFIO\_RX\_T27N DIFFIO\_RX\_T27P H12 DIFFIO\_RX\_T28N B8 DIFFIO\_RX\_T28P **QSPI FLASH** DIFFIO\_RX\_T31N DIFFIO\_RX\_T31P D17 DIFFIO\_RX\_T2N USB\_ADDR0 DIFFIO\_RX\_T2P \_\_QSPI\_CLk 14 DAC\_SYNC DAC\_SCLK DAC\_DIN HDMI\_TX\_D6 HDMI\_TX\_D3 DIFFIO\_RX\_T30N DIFFIO\_RX\_T30P QSPI\_CSn DIFFIO\_RX\_T29P A8 DIFFIO\_RX\_T29N DIFFIO\_RX\_T5N HDMI\_TX\_D19 HDMI\_TX\_D19 HDMI\_TX\_D20 HDMI\_TX\_D18 HDMI\_TX\_D18 HDMI\_TX\_D12 HDMI\_TX\_D12 HDMI\_TX\_D14 HDMI\_TX\_INT HDMI\_SDA DIFFIO\_RX\_T5P DAC DIFFIO\_RX\_T6N DIFFIO\_RX\_T6P DAC\_SYNC 12 DIFFIO\_RX\_T7N C18 DIFFIO RX T7P DAC\_SCLK 12 DIFFIO\_RX\_T8N A20 DIFFIO RX T8P DAC\_DIN DIFFIO\_RX\_T9N 12 D15 DIFFIO\_RX\_T9P VREFB7N0 \_\_JTAG\_SAFE HDMI\_TX\_D23 A15 IO\_BANK7 22 10M50DAF484

	ra Corporation, 301, Bibo Rd #888, Shan			203		
Copy	right (c) 2015, Altera Corporation. All Righ	is Reserve	au.			
Title						
	MAY40 FDCA Davidonment Vit (CVV A	4202D)				
	MAX10 FPGA Development Kit (6XX-4	+292K)				
Size	Document Number					Rev
В	150-0321401-B1					B1
"	130-0321401-01					l 5.
Doto:	Mondoy January 26 2015	Choot		~f	21	





**BANK-4** (VCCIO = 2.5V)

**BANK-6** (VCCIO = 1.5V)

**BANK-8** (VCCIO = 3.3V)

DIFFIO\_RX\_T52N/PLL\_T\_CLKOUTN D6

DIFFIO\_RX\_T52P/PLL\_T\_CLKOUTP

DIFFIO\_RX\_R38N/CLK2N DIFFIO\_RX\_R38P/CLK2P DIFFIO\_RX\_R40N/CLK3N DIFFIO\_RX\_R40P/CLK3P

DIFFIO\_RX\_T38N/CLK4N E11 DIFFIO\_RX\_T38N/CLK4N DIFFIO\_RX\_T38P/CLK4P

DIFFIO\_RX\_T40P/CLK5P

DIFFIO\_RX\_T40N/CLK5N

10M50DAF484


CLK\_DDR3\_100\_P N14

K21

H11


DIFFIO\_RX\_R50N/DPCLK2/DQSn2R DIFFIO\_RX\_R50P/DPCLK3/DQS2R DIFFIO\_RX\_R69N/PLL\_R\_CLKOUTN DIFFIO\_RX\_R69P/PLL\_R\_CLKOUTP

IP\_SECURITY HDMI\_TX\_CLK







Alter	a Corporation, 301, Bibo Rd #888, S	hanghai, Chii	na, 2012	203		
Copy	right (c) 2015, Altera Corporation. All	Rights Reserve	ed.			
Title	MAX10 FPGA Development Kit (6)	(X-44292R)				
Size	Document Number					Rev
В	150-0321401-B1					B1
Date:	Monday, January 26, 2015	Sheet	8	of	31	









Notes: Si5338 Programmable Oscillator Use Clock Control GUI (Defaults 50MHz, 25MHz, 125MHz, 100MHz)

I2C Address 70 HEX

Alte	ra Corporation, 301, Bibo Rd #888, \$	Shanghai, Chii	na, 2012	03		
Copy	right (c) 2015, Altera Corporation. All	Rights Reserve	ed.			
Title						
	MAX10 FPGA Development Kit (6)	XX-44292R)				
		,				
Size	Document Number					Rev
В	150-0321401-B1					B1
Date:	Monday, January 26, 2015	Sheet	10	of	31	

**Clock control** I2C\_MAXII\_SCL

I2C\_MAXII\_SDA

SI5338A\_INTR

SI570\_EN

Clock out CLK\_10\_ADC

CLK\_50\_MAX10

CLK\_50\_MAXII

CLK\_25\_ENET

CLK\_25\_MAX10

CLK\_LVDS\_125\_P

CLK\_LVDS\_125\_N

CLK\_DDR3\_100\_P CLK\_DDR3\_100\_N 22,28

22,28

22

22

