

Figure 1 (placeholder)

SoC architecture block diagram

PicoRV32 + Wishbone + 4 slaves
(IMEM, DMEM, TLG tile, GPIO)

to be drawn in Stage 4