

SoC post-P&R layout — OpenRAM SRAM (1.5 × 1.5 mm die)

IMEM

DMEM

SoC_T00

PicoRV32 + tile_tlg_Id + interconnect (std cells)

200 μm