

memory subsystem (OpenRAM macros)



control plane

$adr[31:28]=0$

$=1$

clk

rst_n

PicoRV32
RV32I master

Wishbone B4 fabric

adr[31:0] dat[31:0]

we stb cyc ack

decode on adr[31:28]

$=2$

$=3$

TLG-mapped BNN tile

0x2_

cfg, x_in, y_out

GPIO

0x3_

pads[7:0]

memory-mapped peripherals