

0...9 ()₁₀ → Decimal $(16)_{10} \rightarrow 16$


0,1 ()₂ → Binary $(0101011)_2$

100111

0,1,-7 ()₈ → Octal $(16)_8$

0...9 ()₁₆ → Hexadecimal $(16)_{16} \rightarrow 16H$

A,B,C,D,E,F



$$(25)_{10} \rightarrow (?)_2$$

$$\begin{array}{r} 2 | 25 \\ 2 | 12 - 1 \\ 2 | 6 - 0 \\ 2 | 3 - 0 \\ \hline 1 - 1 \end{array}$$

$$(1001)_2$$

MSB LSB

$$(1011)_2 = (?)_{10}$$

$$\begin{array}{r}
 1 & 0 & 1 & 1 \\
 \times & 2^3 & 2^2 & 2^1 & 2^0 \\
 \hline
 8 + 0 + 2 + 1 = 11
 \end{array}$$

$$(?)_{10} = (?)_8$$

$$(?)_8 = (?)_{10}$$

Hexadecimal $(?)_{16}$ 0, ..., 9, A, B, C, D, E, F

$$(?)_{10} = (?)_{16}$$

$$(172)_{10} = (?)_{16}$$

$$(AC)_{16}$$

$$\begin{array}{r}
 16 | 172 \\
 \hline
 10 - A \\
 \frac{12}{C}
 \end{array}$$

$$\begin{array}{r} 16 \mid 1616 \\ 16 \overline{)101-0} \\ \underline{6} \quad \underline{-5} \end{array}$$

$$(650)_{16}$$

$$(650)_{16} = (?)_{10}$$

$$\begin{array}{r} 250 \\ \times 6 \\ \hline 1536 \end{array}$$

$$\begin{array}{r}
 6 \quad 5 \quad 0 \\
 \times 16^2 \quad \times 16^1 \quad \times 16^0 \\
 \hline
 1536 + 80 + 0 = 1616
 \end{array}$$

$$\textcircled{5} \quad (2532)_{16} = (?)_2 \quad \textcircled{II} \quad \textcircled{24}$$

$$\checkmark \quad (?)_{16} \rightarrow (?)_{10} \rightarrow (?)_2$$

$$\begin{array}{cccc}
 2 & 5 & 3 & 2 \\
 \downarrow & \downarrow & \downarrow & \downarrow \\
 (0010 \ 0101 \ 0011 \ 0010)_2
 \end{array}$$

Binary

B42)

hexad

16

0 0000

1 0001

2 0010

3 0011

4 0100

5 0101

6 0110

7 0111

8 1000

9 1001

10 1010

11 1011

12 1100

13 1101

14 1110

15 1111

0

$$(713)_{10} = (?)_2$$

$$2^3 = 8$$

$$\text{I } (?)_8 \rightarrow (?)_{10} \rightarrow (?)_2$$

$$\text{II } \begin{array}{c} 7 \\ \downarrow \\ 1 \\ \downarrow \\ 111 \end{array} \begin{array}{c} 001 \\ \downarrow \\ 011 \end{array}$$

$$(111001011)_2$$

$$(?)_5 = (?)_2$$

$$\underline{\underline{06} \underline{\underline{91} \underline{19} 010}}_2 = (062)_{10} \quad 2^3 = 8$$

$$\underline{\underline{4} \underline{\underline{?}}_2 = (?)_{16}} \quad 2^4 = 16$$

9

A

B

C

D

E


F

CODES

- ① Gray
- ② BCD
- ③ ASCII
- ④ Excess-3 [x₅₋₃]

⑤ BCD [Binary coded Decimal]

Every digit as a group of 4 binary bits



⑤ Express -3 XS 3

$$(12) \rightarrow XS_3$$

+2

① BCD 0001 0010

$$\begin{array}{r} \text{② } XS-3 + 0011 \\ \hline (0100 \quad 0101)_{XS-3} \end{array}$$

1

S	c
0	0
0	1
1	0
1	1
0	0

33

33
66

$$(0110 \quad 0110)_{XS-3}$$

$$\begin{array}{r} 2|2 \\ 1-0 \\ \downarrow \\ C \quad S \end{array} \quad \begin{array}{r} 2|3 \\ 1-1 \\ \downarrow \\ \end{array}$$

$$\begin{array}{r} 8 \\ \cancel{3} \\ \hline 11011100 \end{array} \quad XS-3 \text{ code}$$

③ Gray code

① $(12)_{10} \rightarrow$

④ Binary

⑤ Gray code

A	B	\oplus
0	0	0
0	1	1
1	0	1
1	1	0



1010 → Gray code

⑥ 25

$$\begin{array}{r} 2 | 25 \\ 2 | 12 - 1 \\ \hline 2 | 6 - 0 \\ 2 | 3 - 0 \\ \hline 1 - 1 \end{array}$$

$$(11001)_2$$

10101 → Gray code.

999
1001

ASCII (128) 0 - 127

A → 65

a → 97

φ → 32

o → 48

B → 66

b → 98

1 → 49

(7 bit code)

Logic Gates

AND

NAND

Ex-OR

OR

NOR

↓

NOT

↓

Combinational


Basic
Gates

Universal
Gates

AND Gate

2 I/P 1 O/P Gate

Symbol



O/P Expression

$$Y = A \cdot B$$

Logic table

A	B		Y
0	0		0
0	1		0
1	0		0
1	1		1

Logic IC: 7408

OR Gate

2 I/P 1 O/P Gate.

Symbol



O/P Expression

$$Y = A + B$$

Logic table

A	B		Y
0	0		0
0	1		1
1	0		1
1	1		1

Logic IC :- 7432

Not Gate

1 I/P 1 O/P Gate.

Symbol



Logic expression

$$y = \bar{A}$$

Logic table


A	y
0	1
1	0

Logic IC 7404

NAND Gate

2 I/P 1 O/P Gate

Symbol



Expression

$$y = \overline{A \cdot B}$$

Logic table

A · B	y
0 · 0	1
0 · 1	1
1 · 0	1
1 · 1	0

Logic IC : 7400

NOR Gate

2 I/P 1 O/P Gate

Symbol



Expression

$$y = \overline{A + B}$$

Logic table

A + B	y
0 + 0	1
0 + 1	0
1 + 0	0
1 + 1	0

Logic IC 7402

Ex-OR

2 I/P 1 O/P Gate

Symbol



Expression

$$y = A \oplus B \quad \boxed{y = \bar{A}B + A\bar{B}}$$

table

AB	A	B	y
00	0	0	0
01	0	1	1
10	1	0	1
11	1	1	0

IC :- 7486

Ex-NOR

11

"Addition of two numbers"

Arch

① ADD → Instruction

② Registers

memory address

MOV B, C

MVI B, 2

LDR 5000

③ addressing

organisation

① Dedicated hardware
or
will share some existing hw

② memory allocation



① Binary addition

$$\begin{array}{r}
 A \quad B \\
 \begin{array}{c} 0 \quad 0 \\ 0 \quad 0 \end{array} & \begin{array}{c} A+B \\ \hline 0 \end{array} & \begin{array}{c} 0 \\ 0 \\ 0 \end{array} \\
 & - & 0 \quad 0 \quad 1 \\
 & 1 \quad 0 & 01 \\
 & 1 \quad 1 & 0 \quad - \\
 & & & 1
 \end{array}$$

8.421

10 + 7 in Binary

$$1010 + 111$$

$$\begin{array}{r}
 1010 \leftarrow A \\
 0111 \leftarrow B \\
 \hline
 1 \quad 1 \quad 1 \quad 0 \quad \xrightarrow{\text{carry}} \\
 (10001)_2
 \end{array}$$

$$\underline{\underline{\text{try}}} \quad (1111\ 0010)_2 + (01110)_2$$

Binary subtraction

79

A	B	R	A-B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$(0011010)_2 - (001100)_2$$

$$\begin{array}{r}
 0011010 \rightarrow 26 \\
 - 0001100 \rightarrow 12 \\
 \hline
 0001110 \rightarrow 14
 \end{array}$$

$$\begin{array}{r}
 & & & 0 \\
 & & & -1 \\
 & & & \hline
 & & & 1
 \end{array}$$

11 → 3

14

$$(1100\ 1100)_2 - (0011\ 0011)_2$$

Binary multiplication

$$(1100)_2 \times (100)_2$$

A	B	$A \times B$
0	0	0
0	1	0
1	0	0
1	1	1

$$\begin{array}{r}
 1100 \leftarrow 12 \\
 \cdot 100 \leftarrow 4 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 0000 \\
 0000 \times \\
 1000 \times \times \\
 \hline
 110000 \leftarrow (48)_{10}
 \end{array}$$

$\equiv (13)_{10} \times (5)_{10}$ using binary multiplication

Binary division

$$(101010)_2 \div (110)_2$$

$$(42)_{10} \div (6)_{10} = \begin{matrix} q \\ 7 \\ \hline r \\ 0 \end{matrix}$$

$\overbrace{\quad\quad\quad}^{111} \leftarrow \text{quotient}$

$$\begin{array}{r} 111 \\ \hline 110) 101010 \\ - 110 \\ \hline 01001 \\ - 110 \\ \hline 000110 \\ - 110 \\ \hline 000 \leftarrow \text{rem} \end{array}$$

TN

$(27)_{10} \div (5)_{10}$ using
Binary Division.

$$\overbrace{\quad\quad\quad}^{110} \leftarrow$$

$$\overbrace{\quad\quad\quad}^{110} \leftarrow$$

Signed Binary

7 bit

$$5 \rightarrow 101$$

+5 

sign Bit

1 → -ve

0 → +ve

-5

-5 

3 bit

00

2 bit	
00	+3.
01	+2
10	+1
11	X
00	+0
10	-0
01	-1
11	-2
00	-3.

1's complement

3 bit

-3

+3 → 011

-3 → 100 (1's complement)

+7 (4bit)

0111

→ 0111 → 1's complement

+7	000	111
+6	000	111
+5	001	110
+4	010	101
+3 \rightarrow	011	100
+2 \rightarrow	000	111
+1 \rightarrow	001	110
0 \rightarrow	000	111
-0 \rightarrow	111	000
-1 \rightarrow	110	001
-2 \rightarrow	101	010
-3 \rightarrow	100	011
-4	011	100
-5		101
-6		110
-7	000	111

3 bit

+6 to -6

~~sw~~

Obtain 1's Complement for
the following number using
7 bit format

1) -12 \rightarrow bin 1010000

2) -32 \rightarrow 0011111 \rightarrow

3) +7 \rightarrow 1011111 (-32)

4) -19 \rightarrow 0000111 (+7)

2's complement (used for -ve)

Steps

1> Obtain 1's complement of the binary number

2> Add 1 to the 1's complement

Ex -7 in 2's complement (4 bit)

Binary for +7 \rightarrow 0111

1> Obtain 1's complement

1000

2> Add 1 to 1's complement

1000

$+ 1$

\hline

1001 (-7 in 2's complement)

$$\begin{array}{r}
 \text{-34} \\
 1000 + 0 \\
 \hline
 \end{array}$$

2's complement 011110
 1's comp 011101
 Add 1 + 1
 011110 2's comp

~~TW~~

obtain 2's complement (7 bit)



at ① -33

① -15

④ +16

1>

15




end around carry (1'scomp)


- ① take 9's complement of subtrahend (-ve)
- ② Add BCD & 9's complement with minuend
- ③ Check result for invalid BCD & apply correction
- ④ Shift carry to next bit
- ⑤ if carry from MSB then end around carry

BCD Arithmetic

Step 1



8421
0010
0100



case 1 Add 2 BCD

result is valid & no carry

case 2

[result is valid] but carry generated
[BCD]

apply correction i.e [6]

case 3

[result is Invalid] apply correction i.e 6

Bcd Addition

$$1 > 3 + 2$$

0011 0010

$$\begin{array}{r} 0011 \\ + 0010 \\ \hline 0101 \\ 5 \end{array}$$

8 4 2 1

$$\textcircled{2} \quad 22 + 43 = 65$$

$$\begin{array}{r} 22 \xrightarrow{\text{BCD}} 0010 \quad 0010 \\ 43 \xrightarrow{\text{BCD}} 0100 \quad 0011 \\ \hline \hline \end{array}$$

1

$$\begin{array}{r} 0110 \quad 0101 \\ \hline \hline \\ 6 \quad 5 \quad \checkmark \end{array}$$

Valid

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111

INV

case I result is valid Bcd number

~~case 2~~

~~result is invalid BCD~~

$$\textcircled{1} \quad 6 + 7 = 3$$

$$\textcircled{2} \quad 19 + 18 = 31$$

~~Q:~~

$$6 \rightarrow 0110$$

$$7 \rightarrow 0111$$

$$\begin{array}{r} \cancel{1} \\ \underline{+} \\ 1101 \end{array}$$

$$+ \quad \quad \quad 0110$$

$$\begin{array}{r} \cancel{1} \\ \underline{+} \\ 0011 \end{array}$$

$$\begin{array}{r} 0001 \\ \underline{+} \\ 0011 \\ \hline 1 \quad 3 \end{array}$$

$$\textcircled{1} \quad 19 \xrightarrow{\text{BCD}} 0001 \quad 1001$$

$$18 \xrightarrow{\text{BCD}} 0001 \quad 0000$$

$$\begin{array}{r} \cancel{1} \\ \underline{+} \\ 0010 \quad 1011 \end{array}$$

$$\begin{array}{r} \checkmark \quad \times \\ + \quad : 0110 \\ \hline 0010 \quad 0001 \\ | \quad | \end{array}$$

$$\begin{array}{r} 0011 \quad 0001 \\ \underline{-} \quad \underline{-} \\ 3 \quad 1 \end{array}$$

(25)

case 3 result is valid but carry generated

$$\begin{array}{r} \textcircled{1} \\ + 9 \rightarrow 1001 \\ + 9 \rightarrow 1001 \\ \hline \end{array}$$
$$\begin{array}{r} \underline{0001} \\ 1 \end{array} \quad \begin{array}{r} \underline{1000} \\ 8 \end{array}$$

$$\begin{array}{r} \textcircled{2} \\ 27 + 29 = 56 \\ 27 \rightarrow 0010\ 0111 \\ 29 \rightarrow 0010\ 1001 \\ \hline \end{array}$$
$$\begin{array}{r} \underline{0100} \\ \checkmark \end{array} \quad \begin{array}{r} \underline{0000} \\ 0110 \end{array}$$

$$\begin{array}{r} \underline{0100} \\ + 1 \\ \hline \end{array} \quad \begin{array}{r} \underline{0110} \\ \hline \end{array}$$

$$\begin{array}{r} \underline{\underline{0101}} \\ 5 \end{array} \quad \begin{array}{r} \underline{\underline{0110}} \\ 6 \end{array}$$

26

Perform BCD Addition

$$336 + 376 = 712$$

~~336~~ → 0011 0011 0110

$$376 \rightarrow 0011 \ 0111 \ 0110$$

$$\begin{array}{r}
 & \overline{\text{11}} & \overline{\text{111}} & \overline{\text{11}} \\
 & \overline{\text{0140}} & \overline{\text{1010}} & \overline{\text{1400}} \\
 & & \overline{\text{X}} & \\
 & & \overline{\text{0110}} & \overline{\text{0110}} \\
 \hline
 & \boxed{1} & \overline{\text{11}} & \boxed{1} \\
 & \overline{\text{0110}} & \overline{\text{0000}} & \overline{\text{0010}} \\
 & \boxed{2} & & \boxed{2} \\
 \hline
 & \overline{\text{0111}} & \overline{\text{0001}} & \overline{\text{0010}} \\
 & \overline{7} & \overline{1} & \overline{2}
 \end{array}$$

BCD subtraction

27

$$A - B$$

a's complement

$$A + (-B)$$

$$\begin{matrix} 98 - 81 \\ \text{minuend} \\ \downarrow \end{matrix}$$

subtrahend

$$\begin{array}{r}
 \begin{array}{c} 1001 & 1000 \\ \hline
 -98 \xrightarrow{\text{BCD}} & \\
 18 \rightarrow + & 0001 & 1000 \\
 \hline
 \end{array} \\
 \begin{array}{c} 0110 \\ \hline
 0110 \\ \hline
 0110 \\ \hline
 \end{array}
 \end{array}$$

C C C

$$98 - 63$$

$$\begin{array}{r}
 \begin{array}{c} 0000 & 0110 \\ \hline
 -98 \xrightarrow{\text{BCD}} & \\
 63 \rightarrow + & 0000 & 0110 \\
 \hline
 \end{array} \\
 \begin{array}{c} 0001 \\ \hline
 0001 \\ \hline
 0001 \\ \hline
 \end{array}
 \end{array}$$

1 1 1

$$\overline{(36)} \quad \text{a's complement } (-63)$$

99

18

a's complement
of -81

\downarrow
minuend

$$336 - 623 = 336 + (-623) = \boxed{-287}$$

\downarrow
Subtrahend

$$= 336 + 376$$

$$\begin{array}{r} 999 \\ - 623 \\ \hline \end{array}$$

$376 \rightarrow [9's \text{ complement}$
 $\text{of } -623]$

$$336 \rightarrow 0011 \quad 0011 \quad 0110$$

$$376 \rightarrow 0011 \quad 0111 \quad 0110$$

+

$$\begin{array}{r} \hline \hline \end{array}$$

$$0110 \text{ or } 1010 \times 1000x$$

$$0110 \quad 0110$$

+

$$\begin{array}{r} \hline \hline \end{array}$$

$$0110 \quad 0000 \quad 0010$$

1

1

*

$$\begin{array}{r} \hline \hline \end{array}$$

$$0111 \quad 0001 \quad 0010$$

7

1

2

[9's complement
form]

No carry
from
MSB
(result is
-ve)

$$999$$

$$-712$$

$$\begin{array}{r} \hline \hline \end{array}$$

$$\boxed{-287}$$

is 9's comp
of 712

(29)

Hexadecimal addition [Hex Addition]

- ✓ C > 16
- ✓ with H
- ✓ starts with 0X

Hex Dec
0 - 0

39H 1AH

$$\begin{array}{r}
 3 \quad 9 \\
 + 1 \quad A \\
 \hline
 (5 \quad 3)_{16}
 \end{array}$$

$$\begin{array}{r}
 19-16 \quad 6 \mid 19 \\
 = 03 \quad \boxed{-3} \\
 \hline
 \end{array}$$

9 - 9
A + 0
B - 11
C - 12
D - 13
E - 14
F - 15


$(BC)_{16} + (19)_{16}$

$$\begin{array}{r}
 B \quad C \\
 + 1 \quad 9 \\
 \hline
 \end{array}$$

$$\begin{array}{r}
 \hline
 \times (D \quad S)_{16}
 \end{array}$$

$$\begin{array}{r}
 21-16 \\
 = 5 \\
 \hline
 16 \mid 21 \\
 \hline
 1.5 \quad \boxed{16 > 16} \\
 \hline
 -16
 \end{array}$$

Booth's Algorithm



$5 \times 7 \times 3$

$$A \rightarrow 0000 \quad g \rightarrow 0011 \quad g_{-1} = 0$$

$$M = 0111 \quad -M \rightarrow 1001$$

A	g_0	g_{-1}	Count	Remark
0000	0011	0	4	Initialise
+ 1001				
1001	0011	0		$A = A - M$
↓				
1100	1000	1	3	ASR A, g_0, g_{-1} , Count = Count - 1
↓				
1110	0100	1	2	ASR $A = A + M$
↓ 0111				
0101	0100	1	1	ASR $(= C - 1)$
0010	1010	0	0	
0001	0101	0		

$$1 \times 1 \quad Q \\ 7 \times -3 = -21$$

(31)

Initial:

$$A \rightarrow 00000$$

$$Q_{-1} \rightarrow 0$$

$$M \rightarrow 0111 \quad -M \rightarrow 1001$$

$$Q \rightarrow 1101$$

3	0011	1100
	1.101	$\frac{+1}{1101}$ (-3)


A	Q	Q ₋₁	COUNT	REMARK
00000	110 <u>1</u>	<u>0</u>	4	Initial
+ 1001				A = A - M
<u>1001</u>	1101	0		
1100	<u>1110</u>	<u>1</u>	3	ASR A, Q, Q ₋₁
+ 0111				A = A + M
<u>0111</u>				
-0011	1110	1	2	ASR A, Q, Q ₋₁
0001	1111	0		
+ 1001				A = A - M
<u>1001</u>				
1010	1111	0	1	ASR A, Q, Q ₋₁
1101	0111	1		
<u>1110</u>	<u>1.011</u>	<u>1</u>	0	ASR A, Q, Q ₋₁

-21 (i 's complement of 21)

$21 \rightarrow 0001\ 0001 \rightarrow [1110\ 1011] -21$

Restoring

33



7/8 6/2

$$\begin{array}{r}
 g = 0110 \\
 M = 0010 \\
 -M = 1110 \\
 \text{count} \\
 4
 \end{array}$$

Shift left
 $R = A - M$

$$\begin{array}{r}
 g = 0 \\
 A + M
 \end{array}$$

A	Q	
0000	0110	
0000	1.100	
+ 1110		
<u>1110</u>	0100	
0010		
+ 1		
<u>0000</u>	0100	3
0000	1000	
1110		
<u>1110</u>	0100	2
0000	0100	

$$6/2$$

$$Q = 0110 \quad M = 0010 \quad -M = 1110$$

count	A	M	
4	0000	0110	
	0000	1100	SLAG
	1110		$A = A - M$
	<u>1110</u>	1100	
	0010		
3	<u>0000</u>	1100	SLAG
	0001	1000	$A = A - M$
	<u>1110</u>		
	1111	1000	
	<u>0010</u>	1000	
2	<u>0001</u>	1000	SLAG
	0011	0000	$A = A - M$
	<u>1110</u>		
1	<u>0001</u>	0001	SLAG
	0010	0010	$A = A - M$
	<u>1110</u>		
0	<u>0000</u>	0011	
	<u>0000</u>	<u>0011</u>	remainder quotient

6/2

$$6 - 2 = 4 \quad = \boxed{1}$$

$$4 - 2 = 2 \quad = \boxed{2}$$

$$2 - 2 = 0 \quad = \boxed{3}$$

7/3

$$7 - 3 = 4 \quad = \boxed{1}$$


$$4 - 3 = 1 \quad = \boxed{2}$$

$$1 - 3 = -2$$

$$-2 + 3 = \boxed{1} \quad \text{YPM}$$

Non-Restoring

35



$11/3 \rightarrow$ non-restoring

$A \rightarrow 0 \quad q \rightarrow 01011 \quad M = 00011 \quad -M = 11101$

ROUND.	A	q	REMARK
5	00000	01011	
	00000	10110	SLAG
	$\cancel{+} 11101$		$A = A - M$
4	11101	10110	$q = 0$
	110 0 1	0110 0 1	SLAG
	00011		$A = A + M$
	<u>1110</u>	0110 0	$q = 0$
3	11100	1100 1	SLAG
	+ 00011		$A = A + M$
2	11111	1100 0	$q = 0$
	11111	1000 1	SLAG
	+ 00011		$A = A + M$
1	00010	1000 1	$q = 1$
	00101	00010	SLAG
	+ 11101		$A = A - M$
0	<u>00010</u>	<u>00011</u>	
	10m	<u>q</u>	

11/3

37

~~g = 01011~~

g = 01011

M = 00011


-M = 11101

count = 5


IEEE 754 Standard for Floating point numbers.

38

① Single precision Format (32 bit)



② Double precision Format (64 bit)



200.5 in IEEE 754 standards [32 bits
64 bits] 39

① convert the number in Binary

$$\begin{array}{r} 16 \Big| 200 \\ \hline 12 - 8 \\ \hline \end{array} \quad (200)_{10} = (C8)_{16}$$

$(1100\ 1000)_2$

$$(0.5) = (.10)_2$$

$$(200.5) = (1100\ 1000.10)_2$$

$$\begin{array}{r} 0.5 \times 2 = 1.0 \\ 0.0 \times 2 = 0.0 \\ \hline \end{array} \quad \boxed{1\ 0}$$

0.32 × 2 = 0.64	0
0.64 × 2 = 1.28	1
0.28 × 2 = 0.56	0
0.56 × 2 = 1.12	1
0.12 × 2 = 0.24	0
0.24 × 2 = 0.48	0
0.48 × 2 = 0.96	0
0.96 × 2 = 1.92	1


$$0.32 \neq (0.0101001)_2$$

Step 2 Normalization

40

$$(200.5)_{10} = (11001000.10)_2$$

$$= \frac{1.100100010}{N} \times 2^7$$



Step 3 calculate Biased Exponent (E')

SINGLE Actual Exponent = 7
double

$$E' = E + 127$$

$$\begin{aligned} E' &= 7 + 127 \\ &= 134 \end{aligned}$$

$$E' = E + 1023$$

$$\begin{aligned} E' &= 7 + 1023 \\ &= 1030 \end{aligned}$$

$$\begin{array}{r} 16 \Big| 1030 \\ 16 \Big| \underline{64} \\ \hline 4 - 0 \end{array} (406)_{16}$$

$$16 \Big| 134 \quad (134) = (86)_{16} = (10000110)_2$$

$$(00000000110)_2$$

32 bits

$$S \rightarrow 0$$

$$E' \rightarrow 10000110$$

$$N \rightarrow 100100010$$

64 bits

41

$$S \rightarrow 0$$

$$E' = 10000000110$$

$$N = 100100010$$

IEEE 754 single precision Format

for 200.5

S E' N
(0|10000110|10010001000 ... 0)

IEEE 754 double precision Format

for 200.5

 N
(0|10000000110|100100010 ...)
 0 1 112 53

 (-0.125) in 32 bit & 64 IEEE754 standard

Mul or
division

$$A \times E^x \quad \downarrow \quad B \times E^y$$

multi:

$$A \times B \quad E^{x+y}$$

$$\stackrel{\text{Div}}{=} \frac{A}{B} E^{x-y}$$

$$[25 \times 10^3] \times [5 \times 10^2]$$

$$\frac{25 \times 10^3}{5 \times 10^2}$$

$$[125 \times 10^1]$$

$$= 5 \times 10^1 = 50$$

~~add
sub~~

$$2.7 \times 10^3 + 0.2 \times 10^4$$

$$A \times E^x + B \times E^y$$

43

[addition or subtraction] is possible only if $x=y$

$$\Rightarrow A+B \times E^{(x \alpha y)} \quad [\text{add}]$$

$$A-B \times E^{(x \alpha y)} \quad [\text{sub}]$$

$$2.7 \times 10^3 + 0.2 \times 10^4$$

$$0.27 \times 10^4 + 0.2 \times 10^4 = 0.47 \times 10^4$$

Half Adder

Table

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Block



Exp

$$S = \bar{A}B + A\bar{B}$$

$$C = A \cdot B$$

Circuit



Ic's



→ 7486 - EX-OR
7408 - AND

FULL ADDER

45



Table

A	B	C	S	C
0	0	0	0	0
0	0	-	-	0
0	1	0	-	0
0	1	-	0	-0
1	0	0	0	0
1	0	-	0	-
1	-	0	0	-



$$S =$$

$$S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$



← carry

$$\text{Carry} = AB + BC + AC$$

4 variable

K-map

$$2^4 = 16$$

$$y = \bar{A}\bar{B} + C$$

AB		CD		y
		00	01	
00	1 0	1 0	1 0	1 0
01	0 4	0 5	1 7	1 6
11	0 12	0 13	1 15	1 14
10	0 8	0 9	1 11	1 10

$$\boxed{1 \rightarrow \text{min terms}} \quad y = \sum m(0, 1, 2, 3, 6, 7, 10, 11, 14, 15)$$

$$P = 0 \rightarrow \bar{A}$$

$$A = 1 \rightarrow A$$

$$\boxed{0 - \text{max terms}} \quad y = \sum m(4, 5, 12, 13, 8, 9)$$


$$P = 0 \rightarrow A$$

$$A = 1 \rightarrow \bar{A}$$

46

	A	B	C	D	y
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	0	1	1
4	0	0	1	0	0
5	1	0	0	1	0
6	1	1	0	0	01
7	1	1	1	1	1
8	0	0	0	0	0
9	0	0	1	1	0
10	0	1	0	0	1
11	0	1	1	1	1
12	1	0	0	0	00
13	1	0	1	1	1
14	1	1	0	1	1
15	1	1	1	1	1


47



Signal System


R	S	y	Error
---	---	---	-------

0	0	0	1 0 1 0 1
0	0	1	1 1 0 0 1
0	1	0	1 1 1 0 1
0	1	1	0 1 1 1 1
1	0	0	0 0 0 1 1
1	0	1	1 0 1 1 1
1	1	0	1 1 0 1 1
1	1	1	1 1 1 1 1



$$E = \bar{R}\bar{S}\bar{Y} + \bar{R}SY + R\bar{S}Y + RS\bar{Y} + RSY$$


48



49


R	00	01	11	10
0	1	0	1	0
1	0	1	1	1

$$E = \bar{R} \bar{G} \bar{Y} + GY + RY + RG$$



50

		CD				
		00	01	11	10	
		00	0	0	1	
		01	0	1	1	1
		11	0	1	1	1
		10	1	0	0	1



$$y = BD + CD + \bar{B}\bar{D}$$

$$\begin{array}{l} A \oplus \bar{A} \\ BD \oplus \bar{BD} \end{array}$$

$$y(A, B, C, D) = \sum m(0, 1, 3, 2, 4, 5, 6, 8, 9, 10, 12, 13, 14)$$

c'	00	01	11	10
00	1	1	0	1
01	1	1	0	1
11	1	1	0	1
10	1	1	0	1

$$y = \bar{c} + \bar{d} = \bar{c} \bar{d} \rightarrow$$

The logic expression $y = \bar{c} + \bar{d}$ is simplified to $\bar{c} \bar{d}$. This is implemented using two AND gates. The first AND gate takes inputs c and d , and its output is connected to one input of the second AND gate. The second AND gate takes inputs c and d (with c being the complement of c), and its output is the final output y .

Boolean Algebra

$$y = A + 1 = 1$$

$$y = B \cdot 0 = 0$$

$$y = A + 0 = A$$

$$\begin{cases} y = A + \bar{A} = 1 \\ y = A \cdot \bar{A} = 0 \end{cases}$$

$$y = \bar{C} \bar{D}$$

De-morgan law

$$y = \bar{A} \cdot \bar{B} = \bar{A} + \bar{B}$$

$$y = \overline{A+B} = \bar{A} \bar{B}$$

Break Line Change Sion

A	B	AB	$\bar{A}\bar{B}$	\bar{A}	\bar{B}	$\bar{A} + \bar{B}$	$\bar{A} \cdot \bar{B}$	$\bar{A} \cdot \bar{B}$
0	0	0	1	1	1	1	1	1
0	1	0	1	1	0	1	0	0
1	0	0	1	0	1	0	0	0
1	1	1	0	0	0	0	0	0

LHS

RHS

SS

①

②


$$\bar{A}\bar{B} = \bar{A} + \bar{B}$$

$$\bar{A} + \bar{B} = \bar{A} \cdot \bar{B}$$


54

$$\begin{array}{r}
 \text{DS} \quad \text{DB} \\
 A \rightarrow 101101 \\
 B \rightarrow \begin{matrix} 100010 \\ \oplus \\ 000010 \end{matrix} \quad B_0 \\
 \hline
 \rightarrow \quad \quad S_0
 \end{array}$$

n-bit adder



serial
parallel




$$C_1 = A_0 \cdot B_0 + A_0 \cdot \bar{B}_0 \cdot 0$$

55

n-bit Parallel Adder

$$\begin{matrix} A_3 & A_0 \\ 1011 & 10 \\ B_3 & B_0 \\ 1100 & 10 \end{matrix}$$




Propagation delay (Ripple carry)
or carry

Adv
Process is faster



Drawbacks
1) Hardware is expensive
2) Propagation Delay

7483 - IC \rightarrow Four Bit





look ahead carry generation

56




$G_i \rightarrow$ carry generate
 $P_i \rightarrow$ carry Propogate.






Telephone Select Lines
848Kmc₁



$2^n : 1$





4:1 mux

Select line	Out		
	A	B	Y
0 0	0	0	D_0
0 1	0	1	D_1
1 0	1	0	D_2
1 1	1	1	D_3


$$Y = \bar{A} \bar{B} \cdot D_0 + \bar{A} B \cdot D_1 + A \bar{B} \cdot D_2 + AB \cdot D_3$$

$$= 1 \cdot 1 \cdot 1 + 1 \cdot 0 \cdot 1 + 0 \cdot 1 \cdot 1 + 0 \cdot 0 \cdot 1$$





(61)



$$\begin{array}{cccc}
 A & B & C & Y \\
 0 & 0 & 0 & D_0 \\
 0 & 0 & 1 & D_1 \\
 0 & 1 & 0 & D_2 \\
 & & \vdots & \vdots \\
 & & 1 & 1 \quad D_7
 \end{array}$$

$$\begin{aligned}
 Y = & \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot D_0 + \bar{A} \cdot \bar{B} \cdot C \cdot D_1 \\
 & + \cdot \quad - \cdot \\
 & - \quad - \quad - \\
 & + A \cdot B \cdot C \cdot D_7
 \end{aligned}$$

	R	G	Y	(S) O/P(Speaker)
0	0	0	0	1
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

[min terms] → SOP

$$E = \Sigma m(0, 3, 5, 6, 7)$$

$$E = R\bar{G}\bar{Y} + \bar{R}G\bar{Y} + \dots$$


SOP [Product of
Sum of Products]


[max terms] → POS

$$E = \prod M(1, 2, 4)$$

$$E = (R + G + \bar{Y}) \cdot (\bar{R} + \bar{G} + Y) \cdot (\bar{R} + G + Y)$$


$\Sigma m(0, 3, 5, 6, 7)$ (4:1)






Encoder & Decoder

Encoder



Types

- 1) Priority Encoder
- 2) Octal to binary
- 3) Hexadecimal to binary
- 4) Decimal to BCD encoder



$X \rightarrow \text{Don't care}$

highest IP → D_3 , D_2 , D_1 , D_0 ← lowest

D_3	D_2	D_1	D_0	y_1	y_0
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

Truth table

y_1

$D_3 D_2$	$D_1 D_0$	00	01	11	10
00		X	0	0	0
01		1	1	1	1
11		1	1	1	1
10		1	1	1	1

Group 1 = D_2

Group 2 = D_3

RS6811


$$y_1 = D_2 + D_3$$

$D_3 D_2$	$D_1 D_0$	00	01	11	10
00	X	0	1	1	-
01	0	0	0	0	-
11	1	1	1	1	-
10	1	1	1	1	-


Group 2 = $\overline{D}_2 \cdot \overline{D}_1 = \overline{D}_2 \cdot D_1$

Group 1 = $\overline{D}_3 \cdot D_3 = D_3$

$y_0 = D_3 + \overline{D}_2 \cdot D_1$



Octal to Binary number



D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	B_0	B_1	B_2
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	1	0	0	1	0
0	0	0	0	0	0	0	1	0	1	1

$$B_0 = D_4 + D_5 + D_6 + D_7$$


$$B_1 = D_2 + D_3 + D_6 + D_7$$

$$B_2 = D_1 + D_3 + D_5 + D_7$$

$$\beta_0 = P_4 + P_5 + D_6 + D_7$$


$$\beta_1 = P_2 + P_3 + D_6 + D_7$$

$$\beta_2 = D_1 + D_3 + P_5 + D_7$$




Decimal to BCD encoder (74147)

70



$\bar{P}_1, \dots, \bar{P}_8 \rightarrow$ Inputs
 $\bar{A} \ \bar{B} \ \bar{C} \ \bar{D} \rightarrow$ Outputs
 NC \rightarrow not connected
 Vcc \rightarrow power supply
 Gnd \rightarrow ground
 NC \rightarrow not connected.




\bar{P}_1	\bar{P}_2	\bar{A}_3	\bar{A}_4	\bar{A}_5	P_6	\bar{P}_7	\bar{A}_8	\bar{A}_9	δ	$\bar{\epsilon}$	B.	δ
1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	0
0	0	1	1	1	1	1	1	1	1	1	0	1

active low inputs


active low
O/P's

Decoder




2 to 4 Decoder
3 to 8 Decoder

Design 3 to 8 Decoder



S/I/P	O/I/P							
A B C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0 0 0	1	0	0	0	0	0	0	0
0 0 1	0	1	0	0	0	0	0	0
0 1 0	0	0	1	0	0	0	0	0
0 1 1	0	0	0	1	0	0	0	0
1 0 0	0	0	0	0	1	0	0	0
1 0 1	0	0	0	0	0	1	0	0
1 1 0	0	0	0	0	0	0	1	0
1 1 1	0	0	0	0	0	0	0	1


$$\begin{array}{l}
 D_0 = \bar{A} \bar{B} \bar{C} \quad | \quad D_2 = \bar{A} B \bar{C} \quad | \quad D_4 : A \bar{B} \bar{C} \quad | \quad D_6 = A B \bar{C} \\
 D_1 = \bar{A} \bar{B} C \quad | \quad D_3 = \bar{A} B C \quad | \quad D_5 = A \bar{B} C \quad | \quad D_7 = A B C
 \end{array}$$



implement full adder using 74138 decoder

A	B	C	S	C _q
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

		AND		NAND
A	B	A ₁	A ₂	A ₃
0	0	0	0	1
0	1	0	0	1



$$A=0 \quad B=1 \quad C=1$$

$$\bar{O}_0, \bar{O}_1, \bar{O}_2, \bar{O}_4, \bar{O}_5, \bar{O}_6, \bar{O}_7 = 1$$

$$\bar{O}_3 = 0$$

Test
on
Chapter - 1
[Computer Fundamentals]

77

Test on Computer Fundamentals [Chapter 1]

Q1. Convert

(5m)

a. $(256)_8 = (?)_{10}$

b. $(101101)_2 = (?)_{10}$

c. $(ABC)_{16} = (?)_{10}$

d. $(777)_8 = (?)_2$

e. $(1101101110)_2 = (?)_{16}$

Q2.

a. convert $(252)_{10}$ to its
equivalent Gray code

~~1m~~
1m

b. convert $(32)_{10}$ to its
Excess -3 code & Gray code

2m

c. Find the values using
Boolean Algebra

i.) $A \cdot \bar{A} = ?$ 2m

ii.) $A + 1 = ?$

iii.) $A + \bar{A} = ?$

iv.) $A + A = ?$

Q3. Draw the symbols & write the truth
table for the gates



i.) AND ii.) OR iii.) NOT

v.) NOR v) NAND


Q.4 Difference between computer organization and architecture with an example **4m**

Q.5 Explain the Von-neumann model **6m** with a neat block diagram

combinational circuits




sequential circuit



Ex Flip Flops
Registers
Counters


latch (Hold & lock)




✓ latches as building blocks of flipflops





✓ one bit

flip flop




- * capability to store 1 bit
- * types (SR, JK, D, T)
- * Bistable (0, 1)
- * clock synchronization






S.R Flip Flop



Truth Table

CLK	S	R	Q_n Present state	Q_{n+1} next state
↑	0	0	x	Q_n
↑	0	1	x	0 → Reset
↑	1	0	x	1 → Set
↑	1	1	x	Indeterminate state



case 1

$$S=0 \quad R=0 \\ Q_{n+1} = \overline{1 \cdot \overline{Q}_n} = \overline{\overline{Q}_n} = Q_n \\ \overline{Q}_{n+1} = \overline{1 \cdot \overline{Q}_n} = \overline{Q}_n$$

case -2


$$S=0 \quad R=1 \\ Q_{n+1} = \overline{0 \cdot \overline{Q}_n} = \overline{\overline{Q}_n} = Q_n = 0 \\ \overline{Q}_{n+1} = \overline{0 \cdot \overline{Q}_n} = \overline{Q}_n = \overline{0} = 1$$


case 3

$$g_{n+1} = \overline{0 \cdot \bar{g}_n} = \bar{0} = 1$$

case 4

$$g_{n+1} = \overline{0 \cdot \bar{g}_n} = \bar{0} = 1 \quad \left. \begin{array}{l} \text{Indetermin} \\ \text{state} \end{array} \right\}$$

D - flip flop



truth table

85

D	g_n	g_{n+1}
0	X	0
1	$X \begin{smallmatrix} 0 \\ 1 \end{smallmatrix}$	1

case 1 $D = 0$

$$g_{n+1} = \overline{1 \cdot \bar{g}_n} = \overline{\bar{g}_n} = \bar{g}_n = g_n$$

$$\overline{g_{n+1}} = \overline{0 \cdot \bar{g}_n} = \overline{0} = 1$$

case 2 $D = 1$

$$g_{n+1} = \overline{0 \cdot \bar{g}_n} = \overline{0} = 1$$


$$\overline{g_{n+1}} = \overline{1 \cdot \bar{g}_n} = \overline{1} = 0$$

expression for
D-F.F


0	0	1
0	0	0
1	1	1

$$q_{n+1} = D$$

J - K. FLIP FLOP



construction



q_{n+1}

\bar{q}_{n+1}

X
Next
State

Truth

J.	K.	q_n PS	q_{n+1} (NS)
0	0	x	q_n
0	1	x	0
1	0	x	1
1	1	x	\bar{q}_n

case 1

$$j=0 \quad k=0$$

$$g_{n+1} = \overline{1 \cdot \bar{g}_n} = \bar{\bar{g}}_n = \bar{g}_n$$

$$\overline{g_{n+1}} = \overline{1 \cdot g_n} = \bar{g}_n$$

case 2

$$j=0 \quad k=1$$

$$g_{n+1} = \overline{1 \cdot \bar{g}_n} = \bar{\bar{g}}_n = \bar{g}_n \stackrel{?}{=} 0$$

$$\overline{g_{n+1}} = \overline{g_n \cdot \bar{g}_n} = \bar{0} = 1$$

case 3

$$j=1 \quad k=0$$

$$g_{n+1} = \overline{g_n \cdot \bar{g}_n} = \bar{0} = 1$$

$$\overline{g_{n+1}} = 0$$


case -4 j=1 k=1

$$\overline{g_{n+1}} = \overline{g_n \cdot \bar{g}_n} = \bar{0} = 1 = \bar{g}_n$$

$$g_{n+1} = \overline{g_n \cdot \bar{g}_n} = \bar{g}_n$$

$$\rightarrow j=1 \quad k=1 \quad g_n=0 \Rightarrow \overline{g_n} = g_n$$

$$j=1 \quad k=1 \quad g_n=1 = 1 = g_n$$



$J=1 \quad K=1$

$J=1 \quad K=1$

$$Q_{n+1} = \overline{Q_n}$$

~~Q_{n+1}~~


Race around condition



$$Q_n = 1 \quad \ddot{Q}_{n+1} = 0$$


$J=1$

$K=1$




$$Q_n = 1 \quad \dot{Q}_{n+1} = 0 \quad \dot{Q}_{n+1}^x = 1 \quad Q_{n+1} = \frac{Q_n}{1} = \frac{\dot{Q}_{n+1}}{0} = \overline{Q_{n+1}}$$

Master Slave J · K F · C



T-Flip Flop



$$\overline{T=0} \quad \overline{q_{n+1}} = \overline{1 \cdot \overline{q}_n} = \overline{\overline{q}_n} = q_n$$

$$\overline{q_{n+1}} = \overline{1 \cdot q_n} = \overline{q_n}$$


$$\overline{T=1} \quad \overline{q_{n+1}} = q_n \cdot \overline{q_n} = 0 = 1$$

T	q_n	q_{n+1}
0	x	q_n
1	x	1

Characteristic table

λ	κ	g_n	g_{n+1}
0	0	0	0
0	0	-1	1
0	1	0	0
0	-1	-1	0
-1	0	0	1
-1	0	1	1
-1	-1	0	1
1	1	-1	0

CPU Architecture & Processor Organisation



Registers

94

- 1) temporary
- 2) General Purpose Registers
- 3) Special Purpose Registers