


## Homework 5 Solution

1. Show how to implement a JK flip-flop with a D flip-flop.

J	K	Q	Q+	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

		JK			
Q		00	01	11	10
	0	0	0	1	1
	1	1	0	0	1

$$D = Q'J + QK'$$




2. Show how to implement a D flip-flop with a T flip-flop.

D	Q	Q+	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

		D	
Q		0	1
	0	0	1
	1	1	0

$$T = DQ' + QD'$$




3. Show how to implement a JK flip-flop with a T flip-flop.

J	K	Q	Q+	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

		JK			
		00	01	11	10
Q	0	0	0	1	1
	1	0	1	1	0

$$T = Q'J + QK$$



4. Design a modulo-6 counter, which counts 0,1,2,3,4,5,0,1,..... The counter counts the clock pulses if its enable input, w, is equal to 1. Use D flip flops in your circuit. If the circuit ever finds itself in an unused state (6 or 7), it should transition to state 0 with the next clock trigger to avoid being stuck in an unused state. Use a formal design procedure.

Drawing the state table for the given modulo 6 counter.

Present state			Input	Next state		
Q2	Q1	Q0	W	Q2+	Q1+	Q0+
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	0	1	0
0	1	0	1	0	1	1
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	1	0	0
1	0	0	1	1	0	1
1	0	1	0	1	0	1
1	0	1	1	0	0	0
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	0	0
1	1	1	1	0	0	0

For D flip-flops, the input into the flip-flops is the same as the next state that are shown in the table. ( $D_2=Q_{2+}$ ,  $D_1 = Q_{1+}$ ,  $D_0 = Q_{0+}$ ).

Now drawing 4-variable K maps for D flip flop inputs  $D_2$ ,  $D_1$  and  $D_0$  we get the following result (K-maps not shown):

$$D_2 = Q_2Q_1'Q_0' + Q_2Q_1'W' + Q_2'Q_1Q_0W$$


$$D_1 = Q_2'Q_1Q_0' + Q_2'Q_1W' + Q_2'Q_1'Q_0W$$

$$D_0 = Q_2'Q_0'W + Q_1'Q_0'W + Q_2'Q_0W' + Q_1'Q_0W'$$

The above equations completely define the required circuit.


5. Consider the design of a 4-bit BCD counter that counts in the following way: 0000, 0001, 0010, 0011, ..., 1001 and back to 0000.

A) Draw the state diagram and next state table.




Present Stage				Next Stage				D Flip Flop Input			
A	B	C	D	A+	B+	C+	D+	Da	Db	Dc	Dd
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	0
0	0	1	0	0	0	1	1	0	0	1	1
0	0	1	1	0	1	0	0	0	1	0	0
0	1	0	0	0	1	0	1	0	1	0	1
0	1	0	1	0	1	1	0	0	1	1	0
0	1	1	0	0	1	1	1	0	1	1	1
0	1	1	1	1	0	0	0	1	0	0	0
1	0	0	0	1	0	0	1	1	0	0	1
1	0	0	1	0	0	0	0	0	0	0	0


B) Implement the counter using D flip-flops.




$$Da = AD' + BCD$$



$$D_b = BC' + B'CD + BD'$$




$$D_c = CD' + A'C'D$$



$$D_d = D'$$

Logic circuit



6. The 4-bit Johnson counter advances thru the sequence: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001 and repeat.

A) Implement this counter using D flip-flops.

Present Stage				Next Stage				D Flip Flop Input			
A	B	C	D	A+	B+	C+	D+	Da	Db	Dc	Dd
0	0	0	0	1	0	0	0	1	0	0	0
1	0	0	0	1	1	0	0	1	1	0	0
1	1	0	0	1	1	1	0	1	1	1	0
1	1	1	0	1	1	1	1	1	1	1	1
1	1	1	1	0	1	1	1	0	1	1	1
0	1	1	1	0	0	1	1	0	0	1	1
0	0	1	1	0	0	0	1	0	0	0	1
0	0	0	1	0	0	0	0	0	0	0	0

CD \ AB		00	01	11	10
AB \ CD	00	1	0	0	X
	01	X	X	0	X
	11	1	X	0	1
	10	1	X	X	X

$$D_a = D'$$

CD \ AB		00	01	11	10
AB \ CD	00	0	0	0	X
	01	X	X	0	X
	11	1	X	1	1
	10	1	X	X	X


$$D_b = A$$

CD \ AB		00	01	11	10
AB \ CD	00	0	0	0	X
	01	X	X	1	X
	11	1	X	1	1
	10	0	X	X	X

$$D_c = B$$

CD \ AB		00	01	11	10
AB \ CD	00	0	0	1	X
	01	X	X	1	X
	11	0	X	1	1
	10	0	X	X	X

$$D_d = C$$



B) Implement this counter using T flip-flops.

Present Stage				Next Stage				T Flip Flop Input			
A	B	C	D	A+	B+	C+	D+	Ta	Tb	Tc	Td
0	0	0	0	1	0	0	0	1	0	0	0
1	0	0	0	1	1	0	0	0	1	0	0
1	1	0	0	1	1	1	0	0	0	1	0
1	1	1	0	1	1	1	1	0	0	0	1
1	1	1	1	0	1	1	1	1	0	0	0
0	1	1	1	0	0	1	1	0	1	0	0
0	0	1	1	0	0	0	1	0	0	1	0
0	0	0	1	0	0	0	0	0	0	0	1

CD \ AB				
	00	01	11	10
00	1	0	0	X
01	X	X	0	X
11	0	X	1	0
10	0	X	X	X

$$T_a = A'D' + AD$$

CD \ AB				
	00	01	11	10
00	0	0	0	X
01	X	X	1	X
11	0	X	0	0
10	1	X	X	X

$$T_b = A'B + AB'$$

CD \ AB				
	00	01	11	10
00	0	0	0	X
01	X	X	1	X
11	1	X	1	1
10	0	X	X	X

$$T_c = BC' + B'C$$

CD \ AB				
	00	01	11	10
00	0	0	1	X
01	X	X	1	X
11	0	X	1	1
10	0	X	X	X

$$T_d = C'D + CD'$$



