


Task 17&18

<https://edaplayground.com/x/g6t6>




Block Diagram

 Log
  Share

Chronologic VCS Simulator Copyright 1991-2025
 Contains Synopsys proprietary information.
 Compiler version X-2025.06-SP1_Full64; Runtime version X-2025.06-SP1_Full64; Jul 21 12:08 2026
 PASS: Reset
 Read = xx
 Read = 11
 Read = 22
 PASS: Almost Full
 PASS: Full
 PASS: Overflow blocked
 Count = 7
 PASS: Almost Empty
 PASS: Empty
 PASS: Underflow blocked
 \$finish called from file "testbench.sv", line 155.
 \$finish at simulation time 352
 V C S S i m u l a t i o n R e p o r t
 Time: 352 ns
 CPU Time: 0.530 seconds; Data structure size: 0.0Mb
 Tue Jul 21 12:08:53 2026
 Finding VCD file...
 ./fifo.vcd
 [2026-07-21 16:08:54 UTC] Opening EPWave...
 Done

Terminal Output Screenshot



Waveform Screenshot