

## For loop

## Example 2:1 mux



More mux



Demux

For generate loop

John Jemerate: 
and Mange (ac 1; b(1), g(1));

replication of Hw

for generate = replicating the Hw (outside always block)


generate

for (i=0; i<8; i=i+1) begin

and Mange (ac 1; b(1));

end

Gernerate oustside always



Difference between the for and generate

for for shorte in fide always multiple evaluations. It replication


root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe sisWorkshop/verilog\_files# iverilog\_mux\_generate.v tb\_mux\_generate.v root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe sisWorkshop/verilog\_files# ./a.out
VCD info: dumpfile tb\_mux\_generate.vcd opened for output.
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe sisWorkshop/verilog\_files# gtkwave tb\_mux\_generate.vcd
Gtk-Message: 12:28:50.780: Failed to load module "canberra-gtk-module"
GTKWave Analyzer v3.3.103 (w)1999-2019 BSI

```
module mux_generate (input i0 , input i1, input i2 , input i3 , input [1:0] sel
 , output reg y);
wire [3:0] i_int;
assign i_int = {i3,i2,i1,i0};
 integer k;
always @ (*)
 begin
for(k = 0; k < 4; k=k+1) begin
           if(k == sel)
                    y = i_int[k];
 end
 end
 endmodule
 File Edit Search Time Markers View Help
 💥 🔓 🖺 🔞 🗗 👝 ل 🔭 🔫 🕻 🔪 From: 0 sec
                                                               To: 3011 ns C Marker:


▼ SST

                               Signals
                                            Waves
                                Time
 🖹 🚠 tb mux generate
                                      i0 =
    ∟ .... uut
                                      i1=
                                      i2 = (
                                      i3=0
                                       k =4
                                                        01
                                sel[1:0] =(
                                             y =:
        Signals
 Туре
        clk
 reg
 гед
 reg
 гед
        reset
        sel[1:0]
 reg
Filter
```

```
=== mux generate ===
   Number of wires:
                                      16
   Number of wire bits:
                                      51
   Number of public wires:
                                       8
   Number of public wire bits:
                                      43
   Number of memories:
                                       0
   Number of memory bits:
                                       0
   Number of processes:
                                       0
   Number of cells:
                                       9
     $ ANDNOT
                                       2
     $ AND
                                       1
     $ DLATCH P
                                       1
     S MUX
                                       3
     $_NAND_
                                       1
     $_OR_
                                       1
3.27. Executing CHECK pass (checking for obvious problems).
checking module mux generate...
found and reported 0 problems.
  ABC: + &put
  ABC: + write_blif <abc-temp-dir>/output.blif
  4.1.2. Re-integrating ABC results.
  ABC RESULTS: _const1_ cells: 1
ABC RESULTS: sky130_fd_sc_hd_mux4_2 cells:
  ABC RESULTS:
                       internal signals:
  ABC RESULTS:
                                                  б
  ABC RESULTS:
                           input signals:
                                                  б
  ABC RESULTS:
                          output signals:
                                                  2
  Removing temp directory.
+.1.2. ke-integrating ABC results.
ABC RESULTS:
                      const1 cells:
ABC RESULTS: sky130_fd_sc_hd__mux4_2 cells:
                                                   1
ABC RESULTS:
                  internal signals:
                                          б
ABC RESULTS:
                     input signals:
                                           б
ABC RESULTS:
                     output signals:
                                           2
Removing temp directory.
yosys> write_verilog -noattr mux_generate.net.v
5. Executing Verilog backend.
Dumping module '\mux generate'.
vosvs> show
```



## Mux\_generator 256




## mux\_generator 256

```
File Edit Tools Syntax Buffers Window Help

module mux_generate (input i0 , input i1, input i2 , input i3 , input [1:0] sel , output reg y);
wire [1:0] i_int;
assign i_int = {i3,i2,i1,i0};
integer k;
always @ (*)
begin

for(k = 0; k < 256; k=k+1) begin
    if(k == sel)
        y = i_int[k];
end
end
endwodule
```

•



```
=== mux generate ===
   Number of wires:
                                        16
   Number of wire bits:
                                        51
   Number of public wires:
                                        8
   Number of public wire bits:
                                       43
   Number of memories:
                                        0
   Number of memory bits:
                                        0
   Number of processes:
Number of cells:
                                         0
                                         9
     $_ANDNOT_
                                         2
     $_AND
                                         1
     $ DLATCH_P_
                                         1
     $ MUX_
                                         3
     $_NAND_
                                         1
     $_OR_
3.27. Executing CHECK pass (checking for obvious problems).
checking module mux generate...
found and reported \overline{0} problems.
```

```
5.1.2. Re-integrating ABC results.

ABC RESULTS: _const1_ cells: 1

ABC RESULTS: sky130_fd_sc_hd__mux4_2 cells: 1

ABC RESULTS: internal signals: 6

ABC RESULTS: input signals: 6

ABC RESULTS: output signals: 2

Removing temp directory.
```

