Lab1 Opt_check.v

```
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog_files#_iverilog_opt_check.v tb_opt_check.v
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog_files#_./a.out
VCD info: dumpfile tb_opt_check.vcd opened for output.
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog_files#_gtkwave_tb_opt_check.vcd
Gtk-Message: 15:39:20.385: Failed to load module "canberra-gtk-module"

GTKWave_Analyzer_v3.3.103 (w)1999-2019_BSI
```



```
3.25.2. Analyzing design hierarchy...
Top module: \opt_check
Removed 0 unused modules.
3.26. Printing statistics.
=== opt check ===
   Number of wires:
                                    3
   Number of wire bits:
                                    3
  Number of public wires:
                                    3
   Number of public wire bits:
                                    3
   Number of memories:
                                   0
   Number of memory bits:
                                    0
   Number of processes:
                                    0
   Number of cells:
                                    1
                                    1
     $ AND
3.27. Executing CHECK pass (checking for obvious problems).
```

```
ABC: + &dCn -T

ABC: + &nf

ABC: + &put

ABC: + write_blif <abc-temp-dir>/output.blif

5.1.2. Re-integrating ABC results.

ABC RESULTS: sky130_fd_sc_hd__and2_0 cells: 1

ABC RESULTS: internal signals: 0

ABC RESULTS: input signals: 2

ABC RESULTS: output signals: 1

Removing temp directory.
```

