Incomp_if Statement


```
Firefox Web Browser

module incomp_if (input i0 , input i1 , input i2 , output reg y);
always @ (*)
begin

if(i0)


y <= i1;
end
endmodule
```

root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# iverilog incomp_if.v tb_incomp_if.v
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# vim incomp_if.v
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe



Synthesis


```
3.26. Printing statistics.
=== incomp_if ===
   Number of wires:
   Number of wire bits:
   Number of public wires:
   Number of public wire bits:
Number of memories:
                                          0
   Number of memory bits:
                                          0
   Number of processes:
Number of cells:
                                          0
                                          1
     $_DLATCH_P_
                                          1
3.27. Executing CHECK pass (checking for obvious problems).
checking module incomp_if...
found and reported 0 problems.
```



Incomp_if2.v

```
CPU: user 0.99s system 0.11s, MEM: 47.30 MB total, 37.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 55% 1x share (0 sec), 24% 2x read_liberty (0 sec), ...
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# iverilog incomp_if2.v tb_incomp_if2.v
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# ./a.out
VCD info: dumpfile tb_incomp_if2.vcd opened for output.
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# gtkwave tb_incomp_if2.vcd
Gtk-Message: 22:29:59.550: Failed to load module "canberra-gtk-module"

GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
```



```
3.26. Printing statistics.
=== incomp if2 ===
   Number of wires:
   Number of wire bits:
                                      7
   Number of public wires:
                                      5
   Number of public wire bits:
                                      5
                                      Θ
   Number of memories:
   Number of memory bits:
                                      0
   Number of processes:
                                      0
   Number of cells:
                                      3
     $_DLATCH_P_
                                      1
     $_MUX_
                                      1
     $_OR_
                                      1
3.27. Executing CHECK pass (checking for obvious problems).
checking module incomp if2...
found and reported 0 problems.
```

```
ABC: + &dch -f
ABC: + &nf
ABC: + &put
ABC: + write_blif <abc-temp-dir>/output.blif
4.1.2. Re-integrating ABC results.
ABC RESULTS:
             sky130 fd sc hd mux2 1 cells:
ABC RESULTS: sky130_fd_sc_hd_or2_0 cells:
                                                   1
                   internal signals:
ABC RESULTS:
                                            0
ABC RESULTS:
                      input signals:
ABC RESULTS:
                     output signals:
                                            2
Removing temp directory.
```

