


Why is Gate Level Simulation (GLS) necessary?

- Verify the correctness of the design after synthesis
- Ensure the timing of the design is met which is done with delay annotation (timing aware)

GLS using IVERILOG



Synthesis Simulation Mismatches


It happens because of the following reasons

- Missing sensitivity list
- Blocking vs non-blocking assignments
- Non-standard verilog coding

(1) Missing sensitivity list

As shown in the screenshot below, always block is evaluated only when sel is changing. So output y is not evaluated when sel is not changing although i0 and i1 are changing. Rather it acts like a latch. The code on the right side represents the correct design coding for mux. In this case always is evaluated for any signal changes.

Missing Sensitivity List



(2) Blocking vs Non-blocking Assignments

Blocking Statements

- Represented by =
- Executes the statements in the order it is written inside always block
- So the first statement is evaluated before the second statement

Non-Blocking Statements

- Represented by <=
- Executes all the RHS when always block is entered and assigns to LHS
- Parallel execution


The left side of the screenshot below gives us the correct execution. While the right side can lead to serious issues as `d` is assigned to `q` directly. **So choosing non-blocking statements is best practice** (highlighted in the screenshot below).

Caveats with Blocking Statements

```

module code (input clk, input reset,
input d,
output reg q);
reg q0;
always @(posedge clk, posedge reset)
begin
  if (reset)
  begin
    q0 = 1'b0;
    q = 1'b0;
  end
  else
  begin
    q = q0;
    q0 = d;
  end
end
endmodule

```




```

module code (input clk, input reset,
input d,
output reg q);
reg q0;
always @(posedge clk, posedge reset)
begin
  if (reset)
  begin
    q0 = 1'b0;
    q = 1'b0;
  end
  else
  begin
    q0 = d;
    q = q0;
  end
end
endmodule

```

use non blocking
for writing
seq ckts



Blocking Statements Leading to Synthesis Simulation Mismatch

In the code shown below, y gets the old q0 value. This will mimic delay or flop. But when you synthesize, there will be no flop. If the order is changed (right side code), latest value of q0 is assigned to y.

When synthesized, both will lead to the same circuit. However, simulation will result in different behavior. For the left side of the code, y gets the old q0 value and for the right side of the code, y gets the latest q0 value leading to a synthesis simulation mismatch.


This issue is resolved by using **non-blocking statements**.

Caveats with Blocking Statements

```

module code (input a,b,c
output reg y);
reg q0;
always @(*)
begin
  y = q0 & c;
  q0 = a | b;
end
endmodule


```



```

module code (input a,b,c
output reg y);
reg q0;
always @(*)
begin
  q0 = a | b;
  y = q0 & c;
end
endmodule

```



Labs on GLS and Synthesis-Simulation Mismatch

```
? opt_check4.v up_dn_cntr_with_load.v
opt_check.v up_dn_cntr_with_load_with_start_stop.v
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# gvim ternary_operator_mux.v -o bad_mux.v -o good_mux
.v
3 files to edit
E285: Failed to create input context
```

Ternary operator MUX (ternary_operator_mux.v)

The Verilog code of ternary_operator_mux.v

```
module ternary_operator_mux (input i0 , input i1 , input sel , output y);

    assign y = sel?i1:i0;

endmodule
```


The command to run HDL simulation


```
iverilog ternary_operator_mux.v tb_ternary_operator_mux.v
```

```
./a.out
```

```
gtkwave tb_ternary_operator_mux.vcd
```

HDL Simulation waveform of ternary_operator_mux.v is shown in the screenshot below





```

root@vsd: /home/mjct/Desktop/raheem/week1/day1/vsd...
ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
-----/

Yosys 0.9 (git sha1 1979e0b)

yosys> read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
1. Executing Liberty frontend.
Imported 418 cell types from liberty file.

yosys> read_verilog ternary_operator_mux.v
2. Executing Verilog-2005 frontend: ternary_operator_mux.v
Parsing Verilog input from `ternary_operator_mux.v' to AST representation.
Generating RTLIL representation for module `ternary_operator_mux'.
Successfully finished Verilog frontend.

yosys> synth -top ternary_operator_mux
3. Executing SYNTH pass.
3.1. Executing HIERARCHY pass (managing design hierarchy).
3.1.1. Analyzing design hierarchy..
Top module: `ternary_operator_mux
  
```

The commands to run the synthesis for ternary_operator_mux.v

read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

read_verilog ternary_operator_mux.v

synth -top ternary_operator_mux

abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib


show


write_verilog ternary_operator_mux_net.v

```

1 /* Generated by Yosys 0.9 (git sha1 1979e0b) */
2
3 (* top = 1 *)
4 (* src = "ternary_operator_mux.v:1" *)
5 module ternary_operator_mux(i0, i1, sel, y);
6   (* src = "ternary_operator_mux.v:1" *)
7   wire _0_;
8   (* src = "ternary_operator_mux.v:1" *)
9   wire _1_;
10  (* src = "ternary_operator_mux.v:1" *)
11  wire _2_;
12  (* src = "ternary_operator_mux.v:1" *)
13  wire _3_;
14  (* src = "ternary_operator_mux.v:1" *)
15  input i0;
16  (* src = "ternary_operator_mux.v:1" *)
17  input i1;
18  (* src = "ternary_operator_mux.v:1" *)
19  input sel;
20  (* src = "ternary_operator_mux.v:1" *)
21  output y;
22  sky130_fd_sc_hd__mux2_1_4_ (
23    .A0(_0_),
24    .A1(_1_),
25    .S(_2_),
26    .X(_3_)
27  )

```





The commands to do GLS for `ternary_operator_mux.v`

```

iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd.v
ternary_operator_mux_net.v tb_ternary_operator_mux.v

```

```
./a.out
```

```
gtkwave tb_ternary_operator_mux.vcd
```


The GLS output is shown

```

root@vsd: /home/mjcet/Desktop/raheem/week1/day1/vsdf/flow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# iverilog ../my_lib/verilog_model/primitives.v ../my_
lib/verilog_model/sky130_fd_sc_hd.v ternary_operator_mux_net.v tb_ternary_opera
tor_mux.v
root@vsd: /home/mjcet/Desktop/raheem/week1/day1/vsdf/flow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# ./a.out
VCD info: dumpfile tb_ternary_operator_mux.vcd opened for output.
root@vsd: /home/mjcet/Desktop/raheem/week1/day1/vsdf/flow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# gtkwave tb_ternary_operator_mux.vcd
Gtk-Message: 22:10:34.623: Failed to load module "canberra-gtk-module"

GTKWave Analyzer v3.3.103 (w)1999-2019 BSI

```

Bad MUX (bad_mux.v)

The always block is executed only at sel signal. It works like a flop rather than mux. The Verilog code of bad_mux.v

```
module bad_mux (input i0 , input i1 , input sel , output reg y);
```

```
always @ (sel)
```

```
begin
```

```
    if(sel)
```

```
        y <= i1;
```

```
    else
```

```
        y <= i0;
```


```
end
```

```
endmodule
```



```
root@vsd: /home/mjcet/Desktop/raheem/week1/day1/vsd...
root@vsd: /home/mjcet/Desktop/rah... x mjcet@vsd: ~/Desktop/raheem/week... x
WM Destroy
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# iverilog bad_mux.v tb_bad_mux.v
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# ./a.out
VCD info: dumpfile tb_bad_mux.vcd opened for output.
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# gtkwave tb_bad_mux.vcd
Gtk-Message: 22:18:25.502: Failed to load module "canberra-gtk-module"

GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
```



```
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

```
read_verilog bad_mux.v
```

```
synth -top bad_mux
```

```
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

```
show
```

```
write_verilog bad_mux_net.v
```

```
Activities Terminal Sep 23 22:21
root@vsd: /home/mjcet/Desktop/raheem/week1/day1/vsd...
root@vsd: /home/mjcet/Desktop/rah... x mjcet@vsd: ~/Desktop/raheem/week... x

|
\-----

Yosys 0.9 (git sha1 1979e0b)


yosys> read_liberty -lib ../lib/sky130_fd_sc_hd_tt_025C_1v80.lib
1. Executing Liberty frontend.
Imported 418 cell types from liberty file.

yosys> read_verilog bad_mux.v

2. Executing Verilog-2005 frontend: bad_mux.v
Parsing Verilog input from 'bad_mux.v' to AST representation.
Generating RTLIL representation for module '\bad_mux'.
Note: Assuming pure combinatorial block at bad_mux.v:4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

yosys> synth -top bad_mux

3. Executing SYNTH pass.
```



```

1 /* Generated by Yosys 0.9 (git sha1 1979e
2
3 (* top = 1 *)
4 (* src = "bad_mux.v:3" *)
5 module bad_mux(i0, i1, sel, y);
6   (* src = "bad_mux.v:3" *)
7   wire _0_;
8   (* src = "bad_mux.v:3" *)
9   wire _1_;
10  (* src = "bad_mux.v:3" *)
11  wire _2_;
12  (* src = "bad_mux.v:3" *)
13  wire _3_;
14  (* src = "bad_mux.v:3" *)
15  input i0;
16  (* src = "bad_mux.v:3" *)
17  input i1;
18  (* src = "bad_mux.v:3" *)
19  input sel;
20  (* src = "bad_mux.v:3" *)
21  output y;
22  sky130_fd_sc_hd__mux2_1_4_ (
23    .A0(_0_),
24    .A1(_1_),
25    .S(_2_),
26    .X(_3_)
27  );

```

```

root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# iverilog ../my_lib/verilog_model/primitives.v ../my_
lib/verilog_model/sky130_fd_sc_hd.v bad_mux_net.v tb_bad_mux.v
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# ./a.out
VCD info: dumpfile tb_bad_mux.vcd opened for output.
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# gtkwave tb_bad_mux.vcd
Gtk-Message: 22:25:07.507: Failed to load module "canberra-gtk-module"


GTKWave Analyzer v3.3.103 (w)1999-2019 BSI

```


iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd.v
bad_mux_net.v tb_bad_mux.v

./a.out

gtkwave tb_bad_mux.vcd



Synthesis Simulation Mismatch



```

module blocking_caveat (input a , input b , input c, output reg d);

reg x;

always @ (*)

begin


    d = x & c;

    x = a | b;

end

endmodule

```




```

No symbols in VCD file: its content is malformed! Exiting!
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthesisWorkshop/verilog_files# gtkwave tb_blocking_caveat.vcd
Gtk-Message: 22:32:53.805: Failed to load module "canberra-gtk-module"

GTKWave Analyzer v3.3.103 (w)1999-2019 BSI

```



```

yosys> read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
1. Executing Liberty frontend.
Imported 418 cell types from liberty file.

yosys> read_verilog blocking_caveat.v
2. Executing Verilog-2005 frontend: blocking_caveat.v
Parsing Verilog input from `blocking_caveat.v' to AST representation.
Generating RTLIL representation for module `blocking_caveat'.
Successfully finished Verilog frontend.

yosys> synth -top blocking_caveat

```

```
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

```
read_verilog blocking_caveat.v
```

```
synth -top blocking_caveat
```

```
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```


```
show
```


```
write_verilog blocking_caveat_net.v
```

```

1 /* Generated by Yosys 0.9 (git sha1 1979e0b) */
2
3 (* top = 1 *)
4 (* src = "blocking_caveat.v:1" *)
5 module blocking_caveat(a, b, c, d);
6     wire _0_;
7     (* src = "blocking_caveat.v:1" *)
8     wire _1_;
9     (* src = "blocking_caveat.v:1" *)
10    wire _2_;
11    (* src = "blocking_caveat.v:1" *)
12    wire _3_;
13    (* src = "blocking_caveat.v:1" *)
14    wire _4_;
15    (* src = "blocking_caveat.v:1" *)
16    input a;
17    (* src = "blocking_caveat.v:1" *)
18    input b;
19    (* src = "blocking_caveat.v:1" *)
20    input c;
21    (* src = "blocking_caveat.v:1" *)
22    output d;
23    sky130_fd_sc_hd__o21a_1 _5_ (
24        .A1(_2_),
25        .A2(_1_),
26        .B1( 3 ).

```





```
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

```
read_verilog blocking_caveat.v
```

```
synth -top blocking_caveat
```

```
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

```
show
```

```
write_verilog blocking_caveat_net.v
```

```
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthes
sisWorkshop/verilog_files# iverilog ../my_lib/verilog_model/primitives.v ../my_
lib/verilog_model/sky130_fd_sc_hd.v blocking_caveat_net.v tb_blocking_caveat.v
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthes
sisWorkshop/verilog_files# ./a.out
VCD info: dumpfile tb_blocking_caveat.vcd opened for output.
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdfLOW/sky130RTLDesignAndSynthes
sisWorkshop/verilog_files# gtkwave tb_blocking_caveat.vcd
Gtk-Message: 22:51:59.389: Failed to load module "canberra-gtk-module"
GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
```

```
iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd.v
```

```
blocking_caveat_net.v tb_blocking_caveat.v
```

```
./a.out
```


gtkwave tb_blocking_caveat.vcd

