## Week 1 RISC V Tape-Out Report on Yosys Tool

By Dr M A. Raheem,



Department of Electronics and Communication Engineering


Muffakham Jah College of Engineering and Technology

Banjara Hills, Hyderabad-500 034

Your directory should be something like .../verilog\_files/, containing both the lib and verilog\_files directories (from a cloned repository). All standard cell libraries reside in lib

Open Yosys from the terminal.

yosys




Read the standard cell library for synthesis. Paths may be absolute or relative; here we use a relative path:

```
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

Read the standard cell library for synthesis. Paths may be absolute or relative; here we use a relative path:


read\_liberty -lib ../lib/sky130\_fd\_sc\_hd\_\_tt\_025C\_1v80.lib



Read your Verilog design (in this case: good\_mux.v): read\_verilog good\_mux.v

On success, Yosys should report: Successfully finished Verilog frontend.

If your design consists of multiple files, repeat the read\_verilog command as needed for each file.



Specify the module to synthesize using the synth flow. In our example, the module name is good\_mux:

synth -top good\_mux

```
root@ubuntuvsd: /home/mjcet/Desktop/raheem/week1/da...
3.25. Executing HIERARCHY pass (managing design hierarchy).
3.25.1. Analyzing design hierarchy..
Top module: \good_mux
3.25.2. Analyzing design hierarchy..
Top module: \good_mux
Removed 0 unused modules.
3.26. Printing statistics.
=== good_mux ===
   Number of wires:
   Number of wire bits:
   Number of public wires:
Number of public wire bits:
Number of memories:
   Number of memory bits:
   Number of processes:
   Number of cells:
                                        1
    $_MUX_
3.27. Executing CHECK pass (checking for obvious problems).
checking module good_mux..
found and reported 0 problems.
```

Run technology mapping to your chosen standard cell library:

```
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

```
Sep 22 15:59
Activities

    Terminal ▼

               root@ubuntuvsd: /home/mjcet/Desktop/raheem/week1/da...
         F
       ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/mjcet/Desktop/raheem/w
eek1/day1/vsdflow/sky130RTLDesignAndSynthesisWorkshop/verilog_files/../lib/sky1
       30_fd_sc_hd_tt_025C_1v80.lib" has 324 cells (94 skipped: 63 seq; 13 tri-state;
       18 no func; 0 dont_use). Time = ABC: Memory = 15.77 MB. Time =
                                                    0.79 sec
                                                   0.79 sec
       ABC: Warning: Detected 9 multi-output gates (for example, "sky130 fd sc hd fa
       1").
ABC: + strash
       ABC: + ifraig
       ABC: + scorr
       ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
       ABC: + dc2
       ABC: + dretime
       ABC: + retime
       ABC: + strash
       ABC: + &get -n
       ABC: + &dch -f
       ABC: + &nf
       ABC: + &put
       ABC: + write_blif <abc-temp-dir>/output.blif
       4.1.2. Re-integrating ABC results.
ABC RESULTS: sky130_fd_sc_hd__mux2_1 cells:
       ABC RESULTS:
                              internal signals:
                                                              0
       ABC RESULTS:
                                  input signals:
                                                              3
       ABC RESULTS:
                                  output signals:
                                                              1
       Removing temp directory.
       yosys>
```

Yosys will print details of inferred cells and IOs, such as:


- Number of input signals: 3
- Number of output signals: 1
- Number of internal signals: 0

It also lists cell usage, such as:

- 1 clock inverter
- 1 NAND gate
- 1 O2Al gate (OR-AND-Invert) (or)
- 1 mux2\_1 (In my case)

Compare these mappings to your original RTL code to ensure expected logic cell usage.

show



Export the synthesized netlist in Verilog format:

```
write_verilog good_mux_netlist.v
```

T his initial output may contain attributes and extra info. For a cleaner, attribute-free netlist, use:

write\_verilog -noattr good\_mux\_netlist.v

```
user, over the native protocol. Don't do that.)


yosys> write_verilog good_mux_netlist.v

6. Executing Verilog backend.
Dumping module `\good_mux'.

yosys>
```

```
3 (* top = 1 *)
4 (* src = "good mux.v:2" *)
5 module good_mux(i0, i1, sel, y);
   (* src = "good mux.v:2" *)
6
   wire _0_;
7
   (* src = "good mux.v:2" *)
   wire _1_;
9
   (* src = "good mux.v:2" *)
0
1
   wire _2_;
   (* src = "good mux.v:2" *)
2
   wire _3_;
3
   (* src = "good mux.v:2" *)
4
5
   input i0;
   (* src = "good mux.v:2" *)
6
   input i1;
7
   (* src = "good mux.v:2" *)
   input sel;
9
   (* src = "good mux.v:2" *)
0
1
   output y;
   sky130_fd_sc_hd__mux2_1 _4_ (
2
3
      .A0(_0_),
      .A1(_1_),
4
5
      .S(_2_),
6
      .X(_3_)
7
   );
   assion \Theta = i\Theta
```

```
opt_checks.v up_dn_cntr_with_load.v
opt_check.v up_dn_cntr_with_load_with_start_stop.v
mjcet@ubuntuvsd:~/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthesis
Workshop/verilog_files$ gedit good_mux_netlist.v
mjcet@ubuntuvsd:~/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthesis
Workshop/verilog_files$ gedit good_mux_netlist.v
mjcet@ubuntuvsd:~/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthesis
Workshop/verilog_files$
Workshop/verilog_files$
```



Open and inspect your netlist (example using gvim): Gedit good\_mux\_netlist.v

## **Netlist Structure**

- Module name at top matches what was set in synth -top.
- Instantiations for each logic gate (inverter, NAND, O2AI).
- Signals (nets) internally connect gate outputs to subsequent gate inputs.
- Primary inputs and outputs clearly mapped to original Verilog I/O.

Trace through each net in your netlist to verify logic connectivity as seen in the schematic.

