
#### Why is Gate Level Simulation (GLS) necessary?

- Verify the correctness of the design after synthesis
- Ensure the timing of the design is met which is done with delay annotation (timing aware)




# **Synthesis Simulation Mismatches**

It happens because of the following reasons

- Missing sensitivity list
- Blocking vs non-blocking assignments
- Non-standard verilog coding

## (1) Missing sensitivity list

As shown in the screenshot below, always block is evaluated only when sel is changing. So output y is not evaluated when sel is not changing although i0 and i1 are changing. Rather it acts like a latch. The code on the right side represents the correct design coding for mux. In this case always is evaluated for any signal changes.



## (2) Blocking vs Non-blocking Assignments


#### **Blocking Statements**

- Represented by =
- Executes the statements in the order it is written inside always block
- · So the first statement is evaluated before the second statement

## **Non-Blocking Statements**

- Represented by <=</li>
- Executes all the RHS when always block is entered and assigns to LHS
- Parallel execution

The left side of the screenshot below gives us the correct execution. While the right side can lead to serious issues as d is assigned to q directly. **So choosing non-blocking statements is best practice** (highlighted in the screenshot below).




#### **Blocking Statements Leading to Synthesis Simulation Mismatch**

In the code shown below, y gets the old q0 value. This will mimic delay or flop. But when you synthesize, there will be no flop. If the order is changed (right side code), latest value of q0 is assigned to y.

When synthesized, both will lead to the same circuit. However, simulation will result in different behavior. For the left side of the code, y gets the old q0 value and for the right side of the code, y gets the latest q0 value leading to a synthesis simulation mismatch.

This issue is resolved by using *non-blocking statements*.



#### Labs on GLS and Synthesis-Simulation Mismatch

```
opt_check4.v up_dn_cntr_with_load.v

opt_check.v up_dn_cntr_with_load_with_start_stop.v

root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# gvim ternary_operator_mux.v -o bad_mux.v -o good_mux

.v
3 files to edit
E285: Failed to create input context
```

#### Ternary operator MUX (ternary\_operator\_mux.v)

The Verilog code of ternary\_operator\_mux.v

module ternary\_operator\_mux (input i0, input i1, input sel, output y);

assign y = sel?i1:i0;

endmodule


The command to run HDL simulation


iverilog ternary\_operator\_mux.v tb\_ternary\_operator\_mux.v


./a.out

gtkwave tb ternary operator mux.vcd


HDL Simulation waveform of ternary\_operator\_mux.v is shown in the screenshot below








The commands to run the synthesis for ternary\_operator\_mux.v read\_liberty -lib ../lib/sky130\_fd\_sc\_hd\_\_tt\_025C\_1v80.lib read\_verilog ternary\_operator\_mux.v synth -top ternary\_operator\_mux abc -liberty ../lib/sky130\_fd\_sc\_hd\_\_tt\_025C\_1v80.lib show write\_verilog ternary\_operator\_mux\_net.v






The commands to do GLS for ternary\_operator\_mux.v


iverilog ../my\_lib/verilog\_model/primitives.v ../my\_lib/verilog\_model/sky130\_fd\_sc\_hd.v ternary\_operator\_mux\_net.v tb\_ternary\_operator\_mux.v

./a.out

gtkwave tb\_ternary\_operator\_mux.vcd

### The GLS output is shown







## Bad MUX (bad\_mux.v)

end

endmodule

The always block is executed only at sel signal. It works like a flop rather than mux. The Verilog code of bad\_mux.v





read\_liberty -lib ../lib/sky130\_fd\_sc\_hd\_\_tt\_025C\_1v80.lib


read\_verilog bad\_mux.v


synth -top bad\_mux

abc-liberty../lib/sky130 fd sc hd tt 025C 1v80.lib

show

write\_verilog bad\_mux\_net.v






```
1/* Generated by Yosys 0.9 (git sha1 1979e
 2
 3(*top = 1 *)
 4 (* src = "bad_mux.v:3" *)
 5 module bad_mux(i0, i1, sel, y);
    (* src = "bad mux.v:3" *)
 6
 7
    wire 0;
    (* src = "bad mux.v:3" *)
 8
    wire _1_;
 9
    (* src = "bad mux.v:3" *)
10
    wire _2_;
11
    (* src = "bad_mux.v:3" *)
12
    wire _3_;
13
14
    (* src = "bad mux.v:3" *)
    input i0;
15
    (* src = "bad mux.v:3" *)
16
17
    input i1;
    (* src = "bad mux.v:3" *)
18
19
    input sel;
20
    (* src = "bad mux.v:3" *)
21
    output v:
22
    sky130_fd_sc_hd__mux2_1 _4_ (
23
       .A0(0),
24
       .A1(_1_),
25
       .S(_2_),
26
       .X(_3_)
27
     ١.
```

```
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# iverilog ../my_lib/verilog_model/primitives.v ../my_
lib/verilog_model/sky130_fd_sc_hd.v bad_mux_net.v tb_bad_mux.v
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# ./a.out
VCD info: dumpfile tb_bad_mux.vcd opened for output.
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe
sisWorkshop/verilog_files# gtkwave tb_bad_mux.vcd
Gtk-Message: 22:25:07.507: Failed to load module "canberra-gtk-module"
GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
```


iverilog ../my\_lib/verilog\_model/primitives.v ../my\_lib/verilog\_model/sky130\_fd\_sc\_hd.v bad\_mux\_net.v tb\_bad\_mux.v

./a.out

gtkwave tb bad mux.vcd



## Synthesis Simulation Mismatch





```
module blocking_caveat (input a, input b, input c, output reg d);
reg x;
always @ (*)
begin
      d = x \& c;
      x = a \mid b;
end
endmodule
root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe
 sisWorkshop/verilog_files# gtkwave tb_blocking_caveat.vcd
Gtk-Message: 22:32:53.805: Failed to load module "canberra-gtk-module"
GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
      yosys> read_liberty -lib ../lib/sky130_fd_sc_hd_tt_025C_1v80.lib

    Executing Liberty frontend.

      Imported 418 cell types from liberty file.
      yosys> read_verilog_blocking_caveat.v
      2. Executing Verilog-2005 frontend: blocking_caveat.v
      Parsing Verilog input from `blocking_caveat.v' to AST representation.
      Generating RTLIL representation for module '\blocking_caveat'.
      Successfully finished Verilog frontend.
      yosys> synth -top blocking_caveat
read_liberty -lib ../lib/sky130_fd_sc_hd_tt_025C_1v80.lib
read_verilog blocking_caveat.v
synth -top blocking_caveat
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
write verilog blocking caveat net.v
```

```
1 /* Generated by Yosys 0.9 (git sha1 1979e0b) */
 3(*top = 1 *)
 4 (* src = "blocking_caveat.v:1" *)
 5 module blocking caveat(a, b, c, d);
     wire _0_;
     (* src = "blocking_caveat.v:1" *)
 7
     wire _1_;
 8
     (* src = "blocking caveat.v:1" *)
 9
10
     wire _2_;
     (* src = "blocking_caveat.v:1" *)
11
     wire _3_;
12
     (* src = "blocking caveat.v:1" *)
13
     wire _4_;
14
15
     (* src = "blocking caveat.v:1" *)
16
     input a;
     (* src = "blocking caveat.v:1" *)
17
18
     input b;
     (* src = "blocking caveat.v:1" *)
19
20
     input c;
     (* src = "blocking caveat.v:1" *)
21
     output d;
22
     sky130 fd sc hd o21a 1 5 (
23
       .A1(_2_),
24
25
       .A2(_1_),
26
       .B1(3).
```





read\_liberty -lib ../lib/sky130\_fd\_sc\_hd\_tt\_025C\_1v80.lib


read\_verilog blocking\_caveat.v

synth -top blocking\_caveat

abc-liberty../lib/sky130 fd sc hd tt 025C 1v80.lib

show

write\_verilog blocking\_caveat\_net.v



iverilog ../my\_lib/verilog\_model/primitives.v ../my\_lib/verilog\_model/sky130\_fd\_sc\_hd.v blocking\_caveat\_net.v tb\_blocking\_caveat.v

./a.out

## gtkwave tb\_blocking\_caveat.vcd

