

counter_opt.v

```
VCD info: dumpfile tb_counter_opt.vcd opened for output.
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog_files# iverilog counter_opt.v tb_counter_opt.v
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog_files# ./a.out
VCD info: dumpfile tb_counter_opt.vcd opened for output.
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog_files# gtkwave tb_counter_opt.vcd
Gtk-Message: 13:55:31.408: Failed to load module "canberra-gtk-module"


GTKWave Analyzer v3.3.103 (w)1999-2019 BSI

(gtkwave:2721): dconf-WARNING **: 13:55:31.431: failed to commit changes to dconf: The connection is closed
[0] start time.
[3000000] end time.

(gtkwave:2721): dconf-WARNING **: 13:55:31.801: failed to commit changes to dconf: The connection is closed

(gtkwave:2721): dconf-WARNING **: 13:55:31.801: failed to commit changes to dconf: The connection is closed

(gtkwave:2721): dconf-WARNING **: 13:55:31.801: failed to commit changes to dconf: The connection is closed
WM Destroy
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog_files#
```



3.25.2. Analyzing design hierarchy..

Top module: \counter_opt
Removed 0 unused modules.

3.26. Printing statistics.

=== counter_opt ===

Number of wires:	5
Number of wire bits:	9
Number of public wires:	4
Number of public wire bits:	6
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	2
\$_DFF_PP0_	1
\$_NOT_	1

3.27. Executing CHECK pass (checking for obvious problems).

checking module counter_opt..
found and reported 0 problems.



```

_files# ls *coun*
bad_counter.v    good_counter.v    tb_counter_opt.v    tb_ripple_counter.v
counter_opt2.v   ripple_counter.v  tb_counter_opt.vcd
counter_opt.v    tb_bad_counter.v  tb_good_counter.v
root@raheen:/home/raheen/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog
_files# iverilog counter_opt2.v tb_counter_opt.v

```

./a.out

gtkwave tb_counter_opt.vcd



counter_opt2.v synthesis

```
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog_files# yosys

/-----\
yosys -- Yosys Open SYnthesis Suite

Copyright (C) 2012 - 2019 Clifford Wolf <clifford@clifford.at>

Permission to use, copy, modify, and/or distribute this software for any
purpose with or without fee is hereby granted, provided that the above
copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
\-----\

Yosys 0.9 (git sha1 1979e0b)

yosys> read_verilog counter_opt2.v
```

```
THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
\-----\

Yosys 0.9 (git sha1 1979e0b)

yosys> read_verilog counter_opt2.v
1. Executing Verilog-2005 frontend: counter_opt2.v
Parsing Verilog input from `counter_opt2.v' to AST representation.
Generating RTLIL representation for module `counter_opt'.
Successfully finished Verilog frontend.

yosys> read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

2. Executing Liberty frontend.
Imported 418 cell types from liberty file.

yosys> synth -top counter_opt2.v
```

6.25.2. Analyzing design hierarchy..

Top module: \counter_opt

Removed 0 unused modules.

6.26. Printing statistics.

=== counter_opt ===

Number of wires:	7
Number of wire bits:	11
Number of public wires:	4
Number of public wire bits:	6
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	9
\$_ANDNOT_	1
\$_AND_	1
\$_DFF_PP0_	3
\$_NOT_	1
\$_OR_	1
\$_XOR_	2

6.27. Executing CHECK pass (checking for obvious problems).

checking module counter_opt..

found and reported 0 problems.

8.1.2. Re-integrating ABC results.

ABC RESULTS:	sky130_fd_sc_hd__clkinv_1 cells:	4
ABC RESULTS:	sky130_fd_sc_hd__nand2_1 cells:	1
ABC RESULTS:	sky130_fd_sc_hd__nor3b_1 cells:	1
ABC RESULTS:	sky130_fd_sc_hd__xnor2_1 cells:	1
ABC RESULTS:	sky130_fd_sc_hd__xor2_1 cells:	1
ABC RESULTS:	internal signals:	2
ABC RESULTS:	input signals:	4
ABC RESULTS:	output signals:	7

Removing temp directory.

yosys> show

