
```
ay1/vsdflow/sky130RTLDesignAndSynthesisWorkshop/verilog_files# iverilog rca.v f a.v tb_rca.v root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe sisWorkshop/verilog_files# ./a.out VCD info: dumpfile tb_rca.vcd opened for output. root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe sisWorkshop/verilog_files# gtkwave tb_r tb_rca.v tb_rca.vcd tb_ripple_counter.v root@vsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAndSynthe sisWorkshop/verilog_files# gtkwave tb_rca.vcd Gtk-Message: 13:50:46.999: Failed to load module "canberra-gtk-module"

GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
```



```
гса
                                     1
    fa
                                     8
  Number of wires:
                                    69
  Number of wire bits:
                                    105
  Number of public wires:
                                    45
  Number of public wire bits:
                                    81
  Number of memories:
                                     0
  Number of memory bits:
                                     0
  Number of processes:
                                     0
  Number of cells:
                                     40
    $ NAND_
                                     8
    $_NOT_
                                     8
    $ 0AI3
                                     8
    $_XNOR_
                                     8
                                     8
    $_XOR_
1.27. Executing CHECK pass (checking for obvious problems).
hecking module fa..
hecking module rca...
found and reported 0 problems.
```

```
5.1.2. Re-integrating ABC results.

ABC RESULTS: sky130_fd_sc_hd__maj3_1 cells: 1

ABC RESULTS: sky130_fd_sc_hd__xor3_1 cells: 1

ABC RESULTS: internal signals: 3

ABC RESULTS: input signals: 3

ABC RESULTS: output signals: 2

Removing temp directory.

5.2. Extracting gate netlist of module `\rca' to `<abc-temp-dir>/input.blif'..

Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.

Don't call ABC as there is nothing to map.

Removing temp directory.
```