

```
vcu info: dumprile ib_counter_opi.vcd opened for output.
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog
_files# iverilog counter_opt.v tb_counter_opt.v
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog
files# ./a.out
VCD info: dumpfile tb_counter_opt.vcd opened for output.
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog
files# gtkwave tb_counter_opt.vcd
Gtk-Message: 13:55:31.408: Failed to load module "canberra-gtk-module"
GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
(gtkwave:2721): dconf-WARNING **: 13:55:31.431: failed to commit changes to dco
nf: The connection is closed
[0] start time.
[3000000] end time.
(gtkwave:2721): dconf-WARNING **: 13:55:31.801: failed to commit changes to dco
nf: The connection is closed
(gtkwave:2721): dconf-WARNING **: 13:55:31.801: failed to commit changes to dco
nf: The connection is closed
(gtkwave:2721): dconf-WARNING **: 13:55:31.801: failed to commit changes to dcd
nf: The connection is closed
WM Destroy
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog
```



```
3.25.2. Analyzing design hierarchy...
Top module: \counter opt
Removed 0 unused modules.
3.26. Printing statistics.
=== counter_opt ===
   Number of wires:
   Number of wire bits:
   Number of public wires:
                                      4
   Number of public wire bits:
                                      б
   Number of memories:
                                      0
   Number of memory bits:
                                      0
                                      0
   Number of processes:
   Number of cells:
                                      2
                                      1
     $_DFF_PP0_
                                      1
     $_NOT_
3.27. Executing CHECK pass (checking for obvious problems).
checking module counter opt...
found and reported 0 problems.
```

```
sky130 fd sc hd dfrtp 1 DFF PN0 (.CLK( C), .D( D), .Q( Q), .RESET B(
    sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R)
    sky130_fd_sc_hd__dfrtp_1 _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .RESET_B(~
    .RESET_B( R), .SET_B( S));
    sky130 fd sc_hd dfbbn_1 _DFFSR_NNP_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~
 .RESET_B(\simR), .SET_B(S));
    sky130_fd_sc_hd__dfbbn_1 _DFFSR_NPN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~
 .RESET B( R), .SET B(~S));
    sky130_fd_sc_hd__dfbbn_1 _DFFSR_NPP_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~
 .RESET_B(~R), .SET_B(~S));
    sky130_fd_sc_hd_dfbbp_1_DFFSR_PNN_ (.CLK(_C), .D(_D), .Q(_Q), .Q_N(~Q)
RESET_B( R), .SET_B( S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q)
RESET_B(\simR), .SET_B(S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q)
RESET_B( R), .SET_B(\simS));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q)
RESET_B(\simR), .SET_B(\simS));
Mapping DFF cells in module `\counter opt':
  mapped 1 $_DFF_PP0_ cells to \sky130_fd_sc_hd__dfrtp_1 cells.
yosys> abc -libverty ../lib//sky130_fd_sc_hd__tt_025C_1v80.lib
```


```
ABC: + &dch -f
ABC: + &nf
ABC: + &put
ABC: + write_blif <abc-temp-dir>/output.blif
6.1.2. Re-integrating ABC results.
ABC RESULTS:
              sky130_fd_sc_hd__clkinv_1 cells:
                                                        2
                    internal signals:
ABC RESULTS:
ABC RESULTS:
                       input signals:
                                              2
                      output signals:
                                              2
ABC RESULTS:
Removing temp directory.
```



```
_files# ls *coun*
bad_counter.v good_counter.v tb_counter_opt.v tb_ripple_counter.v
counter_opt2.v ripple_counter.v tb_counter_opt.vcd
counter_opt.v tb_bad_counter.v tb_good_counter.v
root@raheem:/home/raheem/week1/sky130RTLDesignAndSynthesisWorkshop-main/verilog
_files# iverilog counter_opt2.v tb_counter_opt.v
```

./a.out

gtkwave tb\_counter\_opt.vcd



counter\_opt2.v synthesis





```
Top module: \counter_opt
Removed 0 unused modules.
6.26. Printing statistics.
=== counter opt ===
  Number of wires:
                                     7
  Number of wire bits:
                                    11
  Number of public wires:
                                    4
  Number of public wire bits:
  Number of memories:
                                    0
  Number of memory bits:
                                    0
                                     0
  Number of processes:
  Number of cells:
                                     9
    $ ANDNOT
                                    1
    $_AND_
                                     1
                                    3
    $_DFF_PP0_
                                    1
    $_NOT_
    $_OR_
                                    1
                                     2
    $_XOR_
6.27. Executing CHECK pass (checking for obvious problems).
checking module counter opt..
found and reported 0 problems.
```

```
8.1.2. Re-integrating ABC results.
ABC RESULTS: sky130 fd sc hd clkinv 1 cells:
                                                            4
ABC RESULTS: sky130_fd_sc_hd__nand2_1 cells:
                                                            1
ABC RESULTS: sky130 fd_sc_hd_nor3b_1 cells:
                                                            1
ABC RESULTS: sky130_fd_sc_hd__xnor2_1 cells: ABC RESULTS: sky130_fd_sc_hd__xor2_1 cells:
                                                            1
                                                           1
ABC RESULTS: internal signals:
ABC RESULTS: input signals:
                                             2
                                                 4
ABC RESULTS:
                        output signals:
                                                 7
Removing temp directory.
yosys> show
```

