
Steps for the Week 3 Assignment of Gate-Level-Synthesis and Funcutional Simualtion

Level I

Step1 Open the synthesis tool Yosys



Load the Top-Level and other Verilog files

Step 2: Read_verilog

/home/mjcet/VSDBabySoC/VSDBabySoC/src/module/vsdbabysoc.v



Step 3. Read_verilog -I path/Include rvmyth.v

```
yosys> read_verilog -I /home/mjcet/VSDBabySoC/VSDBabySoC/src/include /home/mjce
t/VSDBabySoC/VSDBabySoC/src/module/rvmyth.v
2. Executing Verilog-2005 frontend: /home/mjcet/VSDBabySoC/VSDBabySoC/src/modul
e/rvmyth.v
Parsing Verilog input from `/home/mjcet/VSDBabySoC/VSDBabySoC/src/module/rvmyth
.v' to AST representation.
Generating RTLIL representation for module `\rvmyth'.
Warning: Replacing memory \CPU_Xreg_value a5 with list of registers. See rvmyth
gen.v:696
Warning: Replacing memory \CPU_Xreg_value_a4 with list of registers. See rvmyth
gen.v:695
Warning: Replacing memory \CPU_Dmem_value_a5 with list of registers. See rvmyth
gen.v:686
Successfully finished Verilog frontend.
```

Step 4. read verilog -I path/clk gen.v



Level II





Level III

Synth -top vsdbabysoc.v

```
yosys> synth -top vsdbabysoc
Executing SYNTH pass.
7.1. Executing HIERARCHY pass (managing design hierarchy).
7.1.1. Analyzing design hierarchy...
Top module: \vsdbabysoc Used module: \rvmyth
                 \rvmyth
Used module:
                       \clk_gate
7.1.2. Analyzing design hierarchy...
Top module: \vsdbabysoc Used module: \rvmyth
Used module:
                       \clk_gate
Removed 0 unused modules.
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rs2_valid_a2 (clk_gate
Mapping positional arguments of cell rvmyth.gen clkP CPU rs1 valid a2 (clk gate
Mapping positional arguments of cell rvmyth.gen_clkP_CPU_rd_valid_a5 (clk_gate)
```

```
7.25.2. Analyzing design hierarchy...
Top module: \vsdbabysoc
Used module:
                  \rvmyth
Used module:
                      \clk_gate
Removed 0 unused modules.
7.26. Printing statistics.
=== clk_gate ===
   Number of wires:
                                       5
   Number of wire bits:
                                       5
   Number of public wires:
   Number of public wire bits:
                                      5
   Number of memories:
                                      0
                                      Θ
   Number of memory bits:
   Number of processes:
                                      0
   Number of cells:
                                       0
```





```
7.27. Executing CHECK pass (checking for obvious problems). checking module clk_gate.. checking module rvmyth.. checking module vsdbabysoc.. found and reported 0 problems.

yosys> i am Dr Raheem
```

Level IV

D Flip-Flop to Standard Cells

Dfflibmap -liberty

```
mjcet@vsd: ~/VSDBabySoC/VSDBabySoC/src/module
       mjcet@vsd: ~/VSDBabySoC/VSDBab... × root@vsd: /home/mjcet/VSDBabySo...
    yosys> dfflibmap -liberty /home/mjcet/VSDBabySoC/VSDBabySoC/src/lib/sky130 fd s
    c_hd__tt_025C_1v80.lib
    8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty
     file).
    Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
    Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell
      'sky130_fd_sc_hd__sdfbbn_2' - skipping.
    Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell
    'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 's
    ky130_fd_sc_hd_edfxbp_1' - skipping.
    Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 's
    ky130_fd_sc_hd__edfxtp_1' - skipping.
    Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell
    'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell
'sky130_fd_sc_hd__sdfrbp_1' - skipping.
    Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell
      'sky130_fd_sc_hd__sdfrbp_2' - skipping.
    Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
    Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell
      Show Applications d_sdfrtp_2' - skipping.
RESET_B(\simR), .SET_B(S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .
RESET_B(R), .SET_B(\simS));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .
RESET_B(\simR), .SET_B(\simS));
Mapping DFF cells in module '\clk_gate':
Mapping DFF cells in module `\rvmyth':
  mapped 1273 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.
Mapping DFF cells in module `\vsdbabysoc':
```

Level VI

Optimization and Technology Mapping

vosvs> opt 9. Executing OPT pass (performing simple optimizations). 9.1. Executing OPT EXPR pass (perform const folding). Optimizing module clk gate. Optimizing module rvmyth. Optimizing module vsdbabysoc. 9.2. Executing OPT_MERGE pass (detect identical cells). Finding identical cells in module `\clk_gate'. Finding identical cells in module `\rvmyth'. Finding identical cells in module '\vsdbabysoc'. Removed a total of 0 cells. 9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees). Running muxtree optimizer on module \clk_gate... Creating internal representation of mux trees. No muxes found in this module. Running muxtree optimizer on module \rvmyth.. Creating internal representation of mux trees. No muxes found in this module. Running muxtree optimizer on module \vsdbabysoc...

yosys> abc -liberty /home/mjcet/VSDBabySoC/VSDBabySoC/src/lib/sky130_fd_sc_hd__ tt_025C_1v80.lib 10. Executing ABC pass (technology mapping using ABC). 10.1. Extracting gate netlist of module `\clk_gate' to `<abc-temp-dir>/input.bl if'.. Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs. Don't call ABC as there is nothing to map. Removing temp directory. 10.2. Extracting gate netlist of module `\rvmyth' to `<abc-temp-dir>/input.blif Extracted 5569 gates and 6794 wires to a netlist network with 1225 inputs and 1 173 outputs. 10.2.1. Executing ABC. Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1 ABC: ABC command line: "source <abc-temp-dir>/abc.script". ABC: + read_blif <abc-temp-dir>/input.blif ABC: + read lib -w /home/micet/VSDBabvSoC/VSDBabvSoC/src/lib/skv130 fd sc hd

```
sky130_fd_sc_hd__o32ai_1 cells:
sky130_fd_sc_hd__o41a_1 cells:
sky130_fd_sc_hd__o41ai_1 cells:
ABC RESULTS:
                                                            3
ABC RESULTS:
                                                           2
ABC RESULTS:
                                                            3
                sky130_fd_sc_hd__or3_1 cells:
ABC RESULTS:
                                                          5
ABC RESULTS:
                sky130 fd sc hd or4 1 cells:
                                                          3
ABC RESULTS:
               sky130_fd_sc_hd__xnor2_1 cells:
                                                           87
               sky130_fd_sc_hd__xor2_1 cells:
ABC RESULTS:
                                                          45
ABC RESULTS:
                      internal signals:
                                              4396
ABC RESULTS:
                         input signals:
                                              1225
ABC RESULTS:
                        output signals:
                                              1173
Removing temp directory.
10.3. Extracting gate netlist of module `\vsdbabysoc' to `<abc-temp-dir>/input.
blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.
yosys> i am Dr Raheem
```

Level VII

Perform Final clean-up and renaming

```
yosys> flatten

11. Executing FLATTEN pass (flatten design).
Using template rvmyth for cells of type rvmyth.
Using template clk_gate for cells of type clk_gate.
<suppressed ~8 debug messages>
No more expansions possible.
Deleting now unused module clk_gate.
Deleting now unused module rvmyth.

yosys> setundef -zero


12. Executing SETUNDEF pass (replace undef values with defined constants).

yosys> clean -purge
Removed 393 unused cells and 7107 unused wires.

yosys> rename -enumaerate
ERROR: Invalid number of arguments!

yosys> rename -enumerate
```

Statistics



Level IX

Synthesis Netlist

```
yosys> write_verilog -noattr /home/mjcet/VSDBabySoC/VSDBabySoC/output/post_synt h_sim/vsdbabysoc.synth.v

17. Executing Verilog backend.
Dumping module `\vsdbabysoc'.
```

POST Synthesis and Simulation Waveforms of vsdbabysoc.v

Note: Unbale to generate the post_synth_sim.out file

```
iverilog ../output/synth/vsdbabysoc.synth1.v -DPOST_SYNTH_SIM -DFUNCTIONAL - DUNIT_DELAY=#1 -I ./module/avsddac.v ./module/avsdpll.v -I ./gls_model/primitives.v ./gls_model/sky130_fd_sc_hd.v ./module/testbench.v
```

Errors in synthesis elaborations

```
d udp_mux_2to1
./gls_model/sky130_fd_sc_hd.v:82629: error: Unknown module type: sky130_fd_sc_h
d__udp_dff$P
./gls_model/sky130_fd_sc_hd.v:82627: error: Unknown module type: sky130_fd_sc_h
d udp mux 2to1
./gls_model/sky130_fd_sc_hd.v:82628: error: Unknown module type: sky130_fd_sc_h
d udp mux 2to1
./gls_model/sky130_fd_sc_hd.v:82629: error: Unknown module type: sky130_fd_sc_h
d udp_dff$P
416 error(s) during elaboration.
*** These modules were missing:
       sky130_fd_sc_hd__udp_dff$NSR referenced 6 times.
        sky130_fd_sc_hd_udp_dff$P_referenced 17_times.
        sky130_fd_sc_hd_udp_dff$PR referenced 12 times.
        sky130 fd sc hd udp dff$PS referenced 10 times.
        sky130_fd_sc_hd_udp_dlatch$P referenced 13 times.
        sky130 fd sc hd udp dlatch$PR referenced 10 times.
        sky130 fd sc hd udp dlatch$lP referenced 1 times.
        sky130 fd sc hd udp mux 2to1 referenced 35 times.
        sky130_fd_sc_hd__udp_mux_2to1_N referenced 3 times.
        sky130 fd sc hd udp mux 4to2 referenced 3 times.
***
```

