

```
3.26. Printing statistics.
=== opt check4 ===
   Number of wires:
                                     7
   Number of wire bits:
                                     7
   Number of public wires:
                                     4
   Number of public wire bits:
                                     4
   Number of memories:
                                     0
   Number of memory bits:
                                     0
   Number of processes:
                                     0
   Number of cells:
                                     4
     $ A0I3
                                     1
     $_MUX_
                                     1
                                     2
     $ NOT
3.27. Executing CHECK pass (checking for obvious problems).
checking module opt check4...
found and reported 0 problems.
yosys>
```

```
ABC: + &put
ABC: + write_blif <abc-temp-dir>/output.blif
4.1.2. Re-integrating ABC results.
ABC RESULTS: sky130_fd_sc_hd_xnor2_1 cells:
                                                  1
                  internal signals:
ABC RESULTS:
                                           3
ABC RESULTS:
                     input signals:
                                          3
                    output signals:
                                           1
ABC RESULTS:
Removing temp directory.
yosys>
```

