

```
Yosys 0.9 (git sha1 1979e0b)
yosys> read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

    Executing Liberty frontend.

Imported 418 cell types from liberty file.
yosys> read_verilog multiple_modules
                           multiple_modules_flat.v multiple_modules_hier.v
multiple modules.v
yosys> read_verilog multiple_modules
                           multiple_modules_flat.v multiple_modules_hier.v
multiple modules.v
yosys> read verilog multiple modules.v
2. Executing Verilog-2005 frontend: multiple_modules.v
Parsing Verilog input from `multiple_modules.v' to AST representation.
Generating RTLIL representation for module `\sub_module2'. Generating RTLIL representation for module `\sub_module1'.
Generating RTLIL representation for module `\multiple_modules'.
Successfully finished Verilog frontend.
```



```
ABC: + retime
ABC: + strash
ABC: + &get -n
ABC: + &dch -f
ABC: + &nf
ABC: + &put
ABC: + write blif <abc-temp-dir>/output.blif
4.3.2. Re-integrating ABC results.
ABC RESULTS: sky130_fd_sc_hd_or2_0 cells:
                                                     1
ABC RESULTS:
                    internal signals:
                                             0
ABC RESULTS:
                       input signals:
                                             2
                                             1
ABC RESULTS:
                      output signals:
Removing temp directory.
```



```
yosys> write_verilog -noattr multiple_module_net.v

7. Executing Verilog backend.

Dumping module `\multiple_modules'.

Dumping module `\sub_module1'.

Dumping module `\sub_module2'.
```

Multiple _module_hier

```
yosys> write_verilog -noattr multiple_module_hier.v

10. Executing Verilog backend.
Dumping module `\multiple_modules'.
Dumping module `\sub_module1'.
Dumping module `\sub_module2'.

yosys> !gvim multiple_modules_hier.v

11. Shell command: gvim multiple_modules_hier.v

E285: Failed to create input context
E285: Failed to create input context
```

Multiple _module_flat

```
multiple_modules_hier.v (/home/mjcet/Desk...AndSynthesisWorkshop/verilog_files) - ... =
File Edit Tools Syntax Buffers Hindow Help
크모디스 9 6 X 호텔 📥 🙏 T 📭 = ? 및
/* Generated by Yosys 0.7 (git shall 61f6811, gcc 6.2.0-11ubuntul -02 -fdebug-prefix-map=/build/yosys-0IL3SR/yosys-0.7=, -fstack-protector-strong -fPIC -0s) */
module multiple_modules(a, b, c, y);
 input a:
  input b;
  input o;
 wire net1:
 output y;
sub_module1 u1 (
 .y(net1)
 sub_module2 u2 (
    .a(net1).
 .u(c)
.y(y)
;(
    .b(c).
endaodule
module sub_module1(a, b, y);
 wire _0_;
 wire 1:
 wire
 input a;
 input b:
 output y;
sky130_fd_sc_hd__and2_2 _3_ (
   .A(_0_).
.B(_1_).
    .X(_2_)
```

multiple _modules_flat

```
yosys> write_verilog multiple_modules
multiple_modules.v multiple_modules_flat.v multiple_modules_hier.v

yosys> write_verilog multiple_modules
multiple_modules.v multiple_modules_flat.v multiple_modules_hier.v

yosys> write_verilog multiple_modules_flat.v

13. Executing Verilog backend.
Dumping module `\multiple_modules'.
```

Submodule

```
3.25.2. Analyzing design hierarchy...
Top module: \sub module1
Removed 0 unused modules.
3.26. Printing statistics.
=== sub module1 ===
   Number of wires:
                                      3
   Number of wire bits:
                                      3
   Number of public wires:
                                      3
   Number of public wire bits:
                                     3
   Number of memories:
                                      0
   Number of memory bits:
                                      0
   Number of processes:
                                      0
   Number of cells:
                                      1
     $_AND_
                                      1
3.27. Executing CHECK pass (checking for obvious problems).
checking module sub module1...
```

```
ABC: + write_blif <abc-temp-dir>/output.blif
4.1.2. Re-integrating ABC results.
ABC RESULTS: sky130_fd_sc_hd__and2_0 cells:
ABC RESULTS: internal signals: 0
                                                       1
                                               0
ABC RESULTS:
                      input signals:
                                               2
ABC RESULTS:
                     output signals:
                                              1
Removing temp directory.
yosys> show
5. Generating Graphviz representation of design.
Writing dot description to `/root/.yosys_show.dot'.
Dumping module sub module1 to page 1.
Exec: { test -f '/root/.yosys_show.dot.pid' && fuser -s '/root/.yosys_show.dot.
pid'; } || ( echo $$ >&3; exec xdot '/root/.yosys_show.dot'; ) 3> '/root/.yosys
_show.dot.pid' &
```

