## Week 1 RISC V Tape-Out Report on Tool Flow

By Dr M A. Raheem,



Department of Electronics and Communication Engineering

Muffakham Jah College of Engineering and Technology

Banjara Hills, Hyderabad-500 034

## **Tool Flow and Directory Preparation**

```
root@ubuntuvsd:/home/mjcet/Desktop/raheem/week1/day1# ls
vsdflow
root@ubuntuvsd:/home/mjcet/Desktop/raheem/week1/day1# cd vsdflow/
```

```
root@ubuntuvsd:/home/mjcet/Desktop<mark>/raheem/</mark>week1/day1# ls
vsdflow
root@ubuntuvsd:/home/mjcet/Desktop/raheem/week1/day1# cd vsdflow/
```

git clone https://github.com/kunalg123/vsdflow

```
root@ubuntuvsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow# git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop
Cloning into 'sky130RTLDesignAndSynthesisWorkshop'...
remote: Enumerating objects: 417, done.
remote: Counting objects: 100% (69/69), done.
remote: Compressing objects: 100% (52/52), done.
remote: Total 417 (delta 19), reused 47 (delta 12), pack-reused 348 (from 1)
Receiving objects: 100% (417/417), 7.79 MiB | 6.84 MiB/s, done.
Resolving deltas: 100% (242/242), done.
root@ubuntuvsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow# ls
sky130RTLDesignAndSynthesisWorkshop
```

- Go to the GitHub page for "Sky130 RTL Design and Synthesis Workshop" under kunalg123.
- Copy the repository link.

git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop


 This creates a Sky130 RTL Design and Synthesis Workshop directory for lab exercises.

```
nAndSynthesisWorkshop/
root@ubuntuvsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAnd
SynthesisWorkshop# ls
DC_WORKSHOP lib my_lib README.md verilog_files yosys_run.sh
root@ubuntuvsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAnd
SynthesisWorkshop#
```

mylib: Contains library files needed for synthesis

- lib: Sky130 standard cell library files
- verilog model: Verilog models of the standard cells

Verilog\_files: Contains all lab-related Verilog source and test bench files



## **Understanding File Structure**

- Each design file (e.g., good\_mux.v) has a corresponding test bench file (e.g., tb\_good\_mux.v)
- Test bench files are named with tb\_ prefix matching the design's name
- All lab exercises are run inside the Verilog files directory

### Compiling and Simulating a Verilog Design

#### **Navigate to the Verilog Files Directory**

cd Verilog\_files



### **Compile with IVerilog**

iverilog good mux.v tb good mux.v

 Compiling both the design and test bench creates an executable file named a.out.


#### **Run the Simulation**


./a.out


```
root@ubuntuvsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAnd
SynthesisWorkshop/verilog_files# iverilog good_mux.v tb_good_mux.v
root@ubuntuvsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAnd
SynthesisWorkshop/verilog_files# ./a.out
VCD info: dumpfile tb_good_mux.vcd opened for output.
root@ubuntuvsd:/home/mjcet/Desktop/raheem/week1/day1/vsdflow/sky130RTLDesignAnd
SynthesisWorkshop/verilog_files#
```

#### Launch GTKWave to View Waveforms

gtkwave tb\_good\_mux.vcd







## **Design and Test Bench File Overview**

# Good\_mux.v and tb\_good\_mux.v

```
Activities
             ✓ Gedit ▼
                                                 Sep 22 17:01
                                                                                        ÷
                              good_mux.v
/home/mjcet/Desktop/raheem/week1/day1/vsdflo...
                                                                         Save
           Open
                        F
         2 module good_mux (input i0 , input i1 , input sel , output reg y);
         3 always @ (*)
         4 begin
                    if(sel)
                             y <= i1;
                    else
         8
                             y <= i0;
         9 end
        10 endmodule
module good_mux (input i0 , input i1 , input sel , output reg y);
always @ (*)
begin
         if(sel)
```

```
tb_good_mux.v
/home/mjcet/Desktop/raheem/week1/day1/vsdfl...
  Open
               F1
                                                              Save
   'timescale 1ns / 1ps
 2 module tb_good_mux;
           // Inputs
 3
 4
           reg i0, i1, sel;
 5
           // Outputs
 6
           wire y;
 7
8
           // Instantiate the Unit Under Test (UUT)
9
           good_mux uut (
10
                    .sel(sel),
11
                    .i0(i0),
12
                    .i1(i1),
13
                    y(y)
14
           );
15
           initial begin
16
17
           $dumpfile("tb_good_mux.vcd");
18
           $dumpvars(0,tb_good_mux);
19
           // Initialize Inputs
20
           sel = 0;
           i0 = 0;
21
22
           i1 = 0;
           #300 $finish;
23
24
           end
25
26 always #75 sel = ~sel;
27 always #10 i0 = ~i0;
28 always #55 i1 = ~i1:
```

```
`timescale 1ns / 1ps
module tb_good_mux;
        // Inputs
        reg i0,i1,sel;
        // Outputs
        wire y;
        // Instantiate the Unit Under Test (UUT)
        good_mux uut (
                 .sel(sel),
                 .i0(i0),
                 .i1(i1),
                 .y(y)
        );
        initial begin
        $dumpfile("tb_good_mux.vcd");
        $dumpvars(0,tb_good_mux);
        // Initialize Inputs
```

```
sel = 0;
i0 = 0;
i1 = 0;
#300 $finish;
end

always #75 sel = ~sel;
always #10 i0 = ~i0;
always #55 i1 = ~i1;
endmodule
```