

The slide features a large image of the Guggenheim Museum Bilbao's distinctive titanium-clad facade in the top-left corner. To its right is a grid of five colored squares: olive green, medium blue, dark purple, and bright yellow. Below these elements is the course title.

SECR2033
Computer Organization
and Architecture

Lecture slides prepared by "Computer Organization and Architecture", 9/e, by William Stallings, 2013.

1

Module 4

Instruction Set Architecture (ISA)

Objectives:

- ❑ To provide a more detailed look at machine instruction sets.
- ❑ To look at different instruction types and operand types, and how instructions access data in memory.
- ❑ To understand how instruction sets are designed and how their function can help to understand the more intricate details of the architecture of the machine itself.

Module 4

Instruction Set Architecture (ISA)

- 4.1 Introduction
- 4.2 Machine Instruction Characteristics
- 4.3 Types of Operands
- 4.4 Addressing Modes
- 4.5 Instruction Formats
- 4.6 Summary

Module 4

Instruction Set Architecture (ISA)

- | | |
|---|---|
| <ul style="list-style-type: none">4.1 Introduction4.2 Machine Instruction Characteristics4.3 Types of Operands4.4 Addressing Modes4.5 Instruction Formats4.6 Summary | <ul style="list-style-type: none">❑ Overview❑ Hierarchy of Computer Languages❑ General Concepts:
x86 Processor Architecture❑ Design Decisions for Instruction Sets❑ ISA Level |
|---|---|

4

Overview

ALU (Arithmetic Logic Unit)

- One boundary where the computer designer and the computer programmer can view the same machine is the **machine instruction set**.
- Implementing the _____ is a task that in large part involves implementing the **machine instruction set**.
- The user who chooses to program in **machine language** (actually, in **assembly language**) becomes aware of the register and memory structure, the types of data directly supported by the machine, and the functioning of the ALU.



William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.248.



4

Some important questions to ask:

- *What is assembly language?*
- *Why learn assembly language?*
- *What is machine language?*
- *How is assembly related to machine language?*
- *What is an assembler?*
- *How is assembly related to high-level language?*
- *Is assembly language portable?*







4

Why Assembly Languages?



Accessibility to system hardware:

- Assembly language is useful for implementing system software.
- Also useful for small embedded system applications.



Space and Time efficiency:

- Understanding sources of program inefficiency.
- Tuning program performance.
- Writing compact code.

11

HLL (High Level Language)

4



Writing assembly programs gives the computer designer the needed deep understanding of the instruction set and how to design one.



To be able to write compilers for HLLs, we need to be expert with the machine language. Assembly programming provides this experience.

12

4

General Concepts: X86 Processor Architecture

- This section describes the architecture of the **x86 processor** family and its host computer system from a programmer's point of view.
- _____ is a great tool for learning how a computer works, and it requires you to have a working knowledge of computer hardware.
- The concepts in this section will help to understand the assembly language code that be written.

Irvine, K.R. (2011). *Assembly Language for x86 Processors* (6th Edition). New Jersey: Pearson Education Limited, p.29.

13

4

Basic Microcomputer Design

(Section 5.2)

```
graph LR; CPU[Central Processor Unit<br/>(CPU)] --- Registers[Registers]; CPU --- ALU[ALU]; CPU --- CU[CU]; CPU --- clock[clock]; CPU --- MSU[Memory Storage Unit]; CPU --- IOD1[I/O Device #1]; CPU --- IOD2[I/O Device #2]; CPU --- controlBus((control bus)); CPU --- addressBus((address bus)); MSU --- dataBus["data bus, I/O bus"]; IOD1 --- dataBus; IOD2 --- dataBus;
```

Figure: Block diagram of a microcomputer.

Irvine, K.R. (2011). *Assembly Language for x86 Processors* (6th Edition). New Jersey: Pearson Education Limited, p.30.

14



- The CPU does the *calculations* and *logic operations* → contains a limited number of storage locations as follow:

Elements	Description
<u>Clock</u>	<ul style="list-style-type: none">○ synchronizes the internal CPU operations.
<u>Control Unit (CU)</u>	<ul style="list-style-type: none">○ coordinates sequence of execution steps.○ performs arithmetic and bitwise processing.


Irvine, K.R. (2011). *Assembly Language for x86 Processors* (6th Edition). New Jersey: Pearson Education Limited, p.30.

15




Clock

- synchronizes all CPU and BUS operations.
- machine (clock) cycle measures time of a single operation.
- clock is used to trigger events.



Irvine, K.R. (2011). *Assembly Language for x86 Processors* (6th Edition). New Jersey: Pearson Education Limited, p.31.

16



4

18

4

Reading From Memory




Figure: Memory read cycle.

Irvine, K.R. (2011). *Assembly Language for x86 Processors* (6th Edition). New Jersey: Pearson Education Limited, p.33.

19

4

- Multiple machine cycles are required when reading from memory, because it responds much more slower than the CPU.

- The steps are:

- **Cycle 1:** address placed on address bus (ADDR).
- **Cycle 2:** Read Line (RD) set low (0).
- **Cycle 3:** CPU waits one cycle for memory to respond.
- **Cycle 4:** Read Line (RD) goes to high (1), indicating that the data is on the data bus (DATA).


Irvine, K.R. (2011). *Assembly Language for x86 Processors* (6th Edition). New Jersey: Pearson Education Limited, p.33.

20

4

How Program Run?

Assembling, Linking, and Running Programs



- The diagram describes the steps from **creating** a source program through **executing** the compiled program.
- If the source code is modified, Steps 2 through 4 must be repeated.

21

4

Listing File

- Use it to see how your program is compiled.

- Contains:

- source code*
- addresses*
- object code (machine language)*
- segment names*
- symbols (variables, procedures, and constants)*

- **Example:** addSub.lst

22

```

Microsoft (R) Macro Assembler Version 9.00.30729.01      05/07/09
16:43:07
Add and Subtract      (AddSub.asm)          Page 1 - 1
TITLE Add and Subtract          (AddSub.asm)
; This program adds and subtracts 32-bit integers.

INCLUDE Irvine32.inc
C .NOLIST
C .LIST

00000000          .code
00000000          main PROC
00000000  B8 00010000    mov     eax,10000h    ; EAX = 10000h
00000005  05 00040000    add     eax,40000h    ; EAX = 50000h
0000000A  2D 00020000    sub     eax,20000h    ; EAX = 30000h
0000000F  E8 00000000 E  call    DumpRegs
0000001B          main ENDP
END main

Structures and Unions:
      Name          Size
      Offset        Type

```

```

Microsoft (R) Macro Assembler Version 9.00.30729.01      05/07/09
16:43:07
Add and Subtract      (AddSub.asm)          Page 1 - 1
TITLE Add and Subtract          (AddSub.asm)
; This program adds and subtracts 32-bit integers.

INCLUDE Irvine32.inc
C .NOLIST
C .LIST

00000000          .code
00000000          main PROC
00000000  B8 00010000    mov     eax,10000h    ; EAX = 10000h
00000005  05 00040000    add     eax,40000h    ; EAX = 50000h
0000000A  2D 00020000    sub     eax,20000h    ; EAX = 30000h
0000000F  E8 00000000 E  call    DumpRegs
0000001B          main ENDP
END main

Structures and Unions:
      Name          Size
      Offset        Type

```

- 32-bit addresses
- indicate the relative byte distance of each statement from the beginning of the program's code area

```

Microsoft (R) Macro Assembler Version 6.11 (Build 2009)
16:43:07
Add and Subtract      (AddSub.asm)
TITLE Add and Subtract
; This program adds and subtracts 32-bit integers.

INCLUDE Irvine32.inc
C .NOLIST
C .LIST

00000000          .code
00000000          main PROC

00000000  B8 00010000    mov     eax,10000h    ; EAX = 10000h
00000005  05 00040000    add     eax,40000h    ; EAX = 50000h
0000000A  2D 00020000    sub     eax,20000h    ; EAX = 30000h
0000000F  E8 00000000 E   call    DumpRegs

0000001B          main ENDP
END main

Structures and Unions:
Name           Size
Offset        Type

```

- contain no executable instructions
- ... directives,

```

Microsoft (R) Macro Assembler Version 6.11 (Build 2009)
16:43:07
Add and Subtract      (AddSub.asm)
TITLE Add and Subtract
; This program adds and subtracts 32-bit integers.

INCLUDE Irvine32.inc
C .NOLIST
C .LIST

00000000          .code
00000000          main PROC

00000000  B8 00010000    mov     eax,10000h    ; EAX = 10000h
00000005  05 00040000    add     eax,40000h    ; EAX = 50000h
0000000A  2D 00020000    sub     eax,20000h    ; EAX = 30000h
0000000F  E8 00000000 E   call    DumpRegs

0000001B          main ENDP
END main

Structures and Unions:
Name           Size
Offset        Type

```

- 05/07/09
- assembly language instructions, each 5 bytes long.
 - the hexadecimal values in the second column, such as **B8 00010000** are the actual instruction bytes.

Map File

- Information about each program segment:

- starting address*
- ending address*
- size*
- segment type*

- Example: addSub.map

AddSubMap.txt			
Start	Stop	Length	Name
00000H	006E2H	006E3H	_TEXT
006E4H	008FDH	0021AH	_DATA
00900H	028FFH	02000H	STACK
02900H	02AFFH	00200H	_BSS
Origin	Group		Class
006E:0	DGROUP		CODE
Program entry point at 0000:0000			

27

Design Decisions for Instruction Sets

- When a computer architecture is in the design phase, the _____ must be determined before many other decisions can be made.
- Selecting this **format** is often quite **difficult** because the instruction set must match the architecture.
- If the architecture is well designed, it could last for decades.

4

ISA Level

ISA (Instruction Set Architecture)

■ ISA Level defines the _____ between the compilers (high level language) and the hardware. It is the language that both them understand.

```

graph TD
    subgraph ISA_Level [ISA Level]
        direction TB
        A[FORTRAN 90 program] -- "FORTRAN 90 program compiled to ISA program" --> B[C program]
        B -- "C program compiled to ISA program" --> C[ISA Level]
        C -- "ISA program executed by microprogram or hardware" --> D[Hardware]
    end
    C --- Software[Software]
    C --- Hardware[Hardware]
    
```

29

4

■ _____ (ISAs) are measured by several different factors, including:

- (1) the amount of space a program requires;
- (2) the complexity of the instruction set;
- (3) the length of the instructions; and
- (4) the total number of instructions.

Linda Null and Julia Lobur (2003). *The Essentials of Computer Organization and Architecture*. United States: Jones and Bartlett Publishers. p.200.

30

Module 4

Instruction Set Architecture (ISA)

4.1 Introduction

4.2 Machine Instruction Characteristics

4.3 Types of Operands

4.4 Addressing Modes

4.5 Instruction Formats

4.6 Summary

- Elements of a Machine Instruction
- Instruction Representation
- Instruction Types
- Number of Addresses
- Instruction Set Design

4

Elements of a Machine Instruction


- The operation of the processor is determined by the **instructions** it executes, referred to as machine instructions or computer instructions.
- The collection of different instructions that the processor can execute is referred to as the **processor's instruction set**.
- Each **instruction** must contain the information required by the processor for execution.

Table: The elements of a machine instruction.

Elements	Description
Operation code (_____)	<ul style="list-style-type: none"> Specifies the operation to be performed a binary code (e.g., MOV, ADD, SUB).
Source operand reference	<ul style="list-style-type: none"> The operation may involve one or more source operands, that is, operands that are inputs for the operation.
Result operand reference (Destination)	<ul style="list-style-type: none"> The operation may produce a result.
Next instruction reference	<ul style="list-style-type: none"> This tells the processor where to fetch the next instruction after the execution of this instruction is completed.
	Invisible

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.428.

33

Example 1: Portion of an assembly language.

34

- Source and result operands (Destination) can be in one of four areas:

Section 4.4:
Addressing Mode

- Main or virtual memory : Memory address for both must be supplied.
- Processor (CPU) registers : One or more registers that can be referenced by instructions.
- Immediate : The value of the operand is contained in the field in the instruction executed.
- I/O device – Instruction specifies the I/O module and device for the operation

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.429.

35

Example 2:

Current Ins. : 0000
Next Ins. : 0001

Current Ins. : 0007
Next Ins. : 0003

0000	MOV	AX, TOTAL
0001	MOV	BX, AX
0002	ADD	AX, 2
0003	TARGET	
0004	CALL	READINT
0005	MOV	VAL, EAX
0006	ADD	EBX, VAL
0007	JMP	TARGET

Operand: Memory

Operand: Register

Operand:
Immediate value

Operand: From
I/O

Next instruction is
where TARGET is
located = 0003

36

4 Instruction Representation

- Each **instruction** is represented by a sequence of bits that divided into fields, corresponding to the constituent elements of the instruction.
- **Example** of simple instruction format:

4 Bits	6 Bits	6 Bits
Opcode	Operand reference	Operand reference
←———— 16 Bits —————→		

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.429-430.

4



*It is **difficult** for the programmer to deal with binary representations of machine instructions.*

- Thus, it has become common practice to use a **symbolic representation** of machine instructions.
- _____ are represented by abbreviations, called *mnemonics*, that indicate the operation.
- Common examples:

ADD	Add
SUB	Subtract
MUL	Multiply
DIV	Divide
LOAD	Load data from memory
STOR	Store data to memory

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.430.

4

■ Example:

Instruction type	Opcode	Symbolic representation	Description
Data transfer	00001010	LOAD MQ,M(X)	Transfer contents of memory location X to register MQ

What the processor (CPU) see.

What the programmer see.

■ During instruction execution:

- an instruction is read into an **Instruction Register** (IR) in the processor.
- The **processor** must be able to extract the data from the various instruction fields to perform the required operation.

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.430. 39

4

Instruction Types

■ Consider a **high-level language instruction** that could be expressed in a language such as C.

■ Example:



```
Total = Total + stuff
```

A single C instruction may require 3 machine instructions; This is typical of the relationship between a high-level language and a machine language.

■ In assembly language:

- 1) **Load** a register with the contents of memory (for **Total**).
- 2) **Add** the contents of memory (for **stuff**) to the register.
- 3) **Store** the content of the register to memory location (for **Total**).

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.431. 40



4

Table: Examples of *data processing*.

Instruction	Description
Arithmetic	
ADD	Add operands.
SUB	Subtract operands.
MUL	Unsigned integer multiplication, with byte, word, or double word operands, and word, doubleword, or quadword result.
IDIV	Signed divide.
Logical	
AND	AND operands.
BTS	Bit test and set. Operates on a bit field operand. The instruction copies the current value of a bit to flag CF and sets the original bit to 1.
BSF	Bit scan forward. Scans a word or doubleword for a 1-bit and stores the number of the first 1-bit into a register.
SHL/SHR	Shift logical left or right.
SAL/SAR	Shift arithmetic left or right.

4

Table: Examples of *data storage and data movement*.

Instruction	Description
Data Movement	
MOV	Move operand, between registers or between register and memory.
PUSH	Push operand onto stack.
PUSHA	Push all registers on stack.
MOVSX	Move byte, word, dword, sign extended. Moves a byte to a word or a word to a doubleword with two's-complement sign extension.
LEA	Load effective address. Loads the offset of the source operand, rather than its value to the destination operand.
XLAT	Table lookup translation. Replaces a byte in AL with a byte from a user-coded translation table. When XLAT is executed, AL should have an unsigned index to the table. XLAT changes the contents of AL from the table index to the table entry.
IN, OUT	Input, output operand from I/O space.

4

Table: Examples of *control* (test and branch).

Instruction	Description
Control Transfer	
JMP	Unconditional jump.
CALL	Transfer control to another location. Before transfer, the address of the instruction following the CALL is placed on the stack.
JE/JZ	Jump if equal/zero.
LOOPE/LOOPZ	Loops if equal/zero. This is a conditional jump using a value stored in register ECX. The instruction first decrements ECX before testing ECX for the branch condition.
INT/INTO	Interrupt/Interrupt if overflow. Transfer control to an interrupt service routine.

4

46

4

Number of Addresses

- One of the traditional ways in describing processor architecture is using the _____ contained in each instruction .

What is the maximum number of addresses one might need in an instruction?



- In most architectures, most instructions have one, two, or three operand addresses.

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.432.

47

Example: Program to execute $Y = \frac{A - B}{C + (D \times E)}$

Instruction	Comment
SUB Y, A, B	$Y \leftarrow A - B$
MPY T, D, E	$T \leftarrow D \times E$
ADD T, T, C	$T \leftarrow T + C$
DIV Y, Y, T	$Y \leftarrow Y \div T$

(a) Three-address instructions

4 instructions

6 instructions

10 instructions

PUSH C
PUSH D
PUSH E
MUL
ADD
PUSH B
PUSH A
SUB
DIV
POP Y

(d) No-address instruction

Instruction	Comment
MOVE Y, A	$Y \leftarrow A$
SUB Y, B	$Y \leftarrow Y - B$
MOVE T, D	$T \leftarrow D$
MPY T, E	$T \leftarrow T \times E$
ADD T, C	$T \leftarrow T + C$
DIV Y, T	$Y \leftarrow Y \div T$

(b) Two-address instructions

Instruction	Comment
LOAD D	$AC \leftarrow D$
MPY E	$AC \leftarrow AC \times E$
ADD C	$AC \leftarrow AC + C$
STOR Y	$Y \leftarrow AC$
LOAD A	$AC \leftarrow A$
SUB B	$AC \leftarrow AC - B$
DIV Y	$AC \leftarrow AC \div Y$
STOR Y	$Y \leftarrow AC$

(c) One-address instructions

8 instructions

William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.417.

48

(a) Three-address instructions

$$Y = \frac{A - B}{C + (D \times E)}$$

Instruction	Comment
SUB Y, A, B	$Y \leftarrow A - B$
MPY T, D, E	$T \leftarrow D \times E$
ADD T, T, C	$T \leftarrow T + C$
DIV Y, Y, T	$Y \leftarrow Y \div T$

instructions

- 3 addresses: *Operand 1, Operand 2, Result* (Destination).
- May be a forth address - next instruction (usually implicit, obtained from PC (*Program Counter*)).
- Example below: *T* = temporary location used to store intermediate results.
- Not common in use.
- Needs very long words to hold everything.

49

(b) Two-address instructions

$$Y = \frac{A - B}{C + (D \times E)}$$

Instruction	Comment
MOVE Y, A	$Y \leftarrow A$
SUB Y, B	$Y \leftarrow Y - B$
MOVE T, D	$T \leftarrow D$
MPY T, E	$T \leftarrow T \times E$
ADD T, C	$T \leftarrow T + C$
DIV Y, T	$Y \leftarrow Y \div T$

instructions

- 2 addresses: *Operand, Result* (Destination).
- Reduces length of instruction and space requirements.
- Requires some extra works:
 - Temporary storage to hold some results.
 - Done to avoid altering the operand value.

50

(c) One-address instructions

$$Y = \frac{A - B}{C + (D \times E)}$$

Instruction	Comment
LOAD D	AC \leftarrow D
MPY E	AC \leftarrow AC \times E
ADD C	AC \leftarrow AC + C
STOR Y	Y \leftarrow AC
LOAD A	AC \leftarrow A
SUB B	AC \leftarrow AC - B
DIV Y	AC \leftarrow AC \div Y
STOR Y	Y \leftarrow AC

- 1 address
- Implicit second address.
- Usually use a *CPU register* (accumulator)
 - Supplies 1 operand and store result.
 - One memory address used for other operand.
- Common on early machines.

51

(d) No-address instructions

$$Y = \frac{A - B}{C + (D \times E)}$$

PUSH C
PUSH D
PUSH E
MUL
ADD
PUSH B
PUSH A
SUB
DIV
POP Y

- 0 (zero) address
- All addresses implicit.
- Usually use a *stack* (a push down stack in CPU).
- There are two *Opcodes* with one *operand*: PUSH op, POP op.

52

(d) No-address instructions


Stack Machine



- A _____ is an abstract data type and data structure based on the principle of *Last In First Out* (LIFO).
- *Stack machine*: Java Virtual Machine.
- *Call stack* of a program, also known as a function stack, execution stack, control stack, or simply the stack.
- Application: *Reverse Polish Notation (RPN)*, *Depth-First-Search (DFS)*

RPN will be discussed in next example

[https://en.wikipedia.org/wiki/Stack_\(abstract_data_type\)](https://en.wikipedia.org/wiki/Stack_(abstract_data_type))

53





4

Reverse Polish Notation (RPN)


- Precedence of multiplication is higher than addition, we need parenthesis to guarantee execution order.
- However in the early 1950s, the Polish logician Jan Lukasiewicz observed that parentheses are not necessary in postfix notation, called *RPN (Reverse Polish Notation)*.
- The Reverse Polish scheme was proposed by F.L. Bauer and E.W. Dijkstra in the early 1960s to reduce computer memory access and utilize the *stack* to evaluate expressions .

57

4

Example: Reverse Polish Notation (RPN) \rightarrow Postfix order



Infix : $(1 + 5) \times (8 - (4 - 1))$







Postfix:


(parenthesis free)

58









How Many Addresses?

4

- Number of **addresses per instruction** is a basic design decision.

<ul style="list-style-type: none"> More addresses: <ul style="list-style-type: none"> More complex (powerful?) instructions. _____ instructions per program. More registers: → Inter-register operations are quicker. 	<ul style="list-style-type: none"> Fewer addresses: <ul style="list-style-type: none"> Less complex (powerful?) instructions. _____ instructions per program. Faster fetch/execution of instructions.
---	---


66

- The design of an instruction set is very **complex** because it affects so many aspects of the computer system.
- The **instruction set** defines many of the functions performed by the _____.
- The instruction set is the programmer's means of controlling the processor. Thus, programmer requirements must be considered in designing the instruction set.

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.434.

67

- The most important of these fundamental design issues include the following:



68

Module 4

Instruction Set Architecture (ISA)


- 4.1 Introduction
- 4.2 Machine Instruction Characteristics
- 4.3 Types of Operands**
- 4.4 Addressing Modes
- 4.5 Instruction Formats
- 4.6 Summary

- ❑ Overview
- ❑ Numbers
- ❑ Characters
- ❑ Logical Data

4

Overview

- Assembly language built from two pieces:



70

4

- Machine instructions operate on **data**.
- The most important general categories of data:

```

graph TD
    Data[Data] --- LogicalData[Logical Data]
    Data --- Addresses[Addresses]
    LogicalData --- Box1[ ]
    LogicalData --- Box2[ ]
    Addresses --- Section44["(Section 4.4)"]
  
```

(Section 4.4)

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.435.

4

Table: Type of operand for Pentium 4

Type	1 Bit	8 Bits	16 Bits	32 Bits	64 Bits	128 Bits
Bit						
Signed integer		X	X	X		
Unsigned integer		X	X	X		
Binary coded decimal integer		X				
Floating point				X	X	

Single Precision

72

4

Numbers

- All machine languages include **numeric data** types.
 - An important distinction between numbers used in ordinary mathematics and numbers stored in a computer is that the latter are limited: (2 reasons)
 - There is a limit to the **magnitude** of numbers representable on a machine.
 - A limit to the **precision** of floating-point numbers.
 - 3 types of numerical data:
 - Binary integer or binary fixed point
 - Binary floating point
 - Decimal


William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.435.

73

Example 3a: x86 numerical data types.

(*Unsigned integers*)

- The unsigned integers may be 16, 32, or 64 bits long.




William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.424.

74

4

Example 3b: x86 numerical data types.
(*Signed integers*)

- The signed integers are in two's complement representation and may be 16, 32, or 64 bits long.




William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.424.

75

4


Example 3c: x86 numerical data types.
(*Signed integers*)

- The floating-point type actually refers to a set of types that are used by the floating-point unit and operated on by floating-point instructions → IEEE 754 standard.



William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.424.


76



The slide features a purple header bar with the number '4' in white. Below it, the word 'Characters' is written in purple. A horizontal line with a purple dot at the start extends from the text towards the right. The background is white.

- A common form of data is **text** or **character strings**.
- Today, the most commonly used character → *United States as the American Standard Code for Information Interchange (ASCII)*.
- Another code used to encode characters is the *Extended Binary Coded Decimal Interchange Code (EBCDIC)*; used on IBM mainframes.

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.436. 77



The slide features a purple header bar with the number '4' in white. Below it, the words 'Logical Data' are written in purple. A horizontal line with a purple dot at the start extends from the text towards the right. The background is white.

- Normally, each word or other addressable unit (byte, halfword, and so on) is treated as a **single unit** of data → n -bit unit.
- When data are viewed this way, they are considered to be **logical data**.
- Two advantages to the bit-oriented view:
 - **Memory used efficiently** to store an array of Boolean or binary data items for either values 1 (*true*) and 0 (*false*).
 - **Easy to manipulate** the bits of a data item.

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.436. 78

Module 4

Instruction Set Architecture (ISA)

- 4.1 Introduction
- 4.2 Machine Instruction Characteristics
- 4.3 Types of Operands
- 4.4 Addressing Modes**
- 4.5 Instruction Formats
- 4.6 Summary

- Overview
- Immediate Addressing
- Direct Addressing
- Indirect Addressing
- Register Addressing
- Register Indirect Addressing
- Displacement Addressing

4


Overview

- Two **issues** arise in specifying the operands addresses and operations of instructions:

How the address of an operand is specified?


How the bits of an instruction are organized?

- A variety of **addressing techniques** has been employed to be able to reference a large range of locations in **main memory** or, for some systems, **virtual memory**.



William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.458.

81




William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.476.

82

4

(b) Direct Addressing



(b) Direct

$EA = A$

- The address field contains the *Effective Address (EA)* of the operand.


 Requires only one memory reference and no special calculation.	 It provides only a limited address space.
---	--

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.476.

83

4

Example 4: Direct addressing.



$AX = 10h$

$AX = 10h + 28h$
 $= 38h$


Address of operand = 1011

1011

84

4

Activity: Visual Studio.



- Retype the next following coding in Example 5 - 12
- Then proceed with these 2 tasks:
 - (A) Execute ; [Start Without Debugging]
 - (B) Debug ; F10

Example 5: Direct addressing.

```
.data  
val1    byte   10h  
array1  word   2210h, 11h  
array2  dword  123h, 234h  
  
.code  
  
main  PROC  
      mov  al, val1  
      mov  bx, array1  
      mov  ecx, array2  
      call dumpregs  
      exit  
main ENDP
```

(DumpRegs)

EAX=7611ED10	EBX=7FFD2210	ECX=00000123	EDX=00401022		
ESI=00000000	EDI=00000000	EBP=0012FF94	ESP=0012FF8C		
EIP=0040102D	EFL=00000246	CF=0	SF=0	ZF=1	OF=0

86

4

(c) Indirect Addressing

$EA = (A)$

Look in A, find address (A), and look there for operand.

	No particular advantage.
	Three or more memory references could be required to fetch an operand; slower.

■ Solution for the limitation of the address range in *direct addressing* → to have the address field address of a **word** in memory, **full-length** address of the operand.

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.477.

Example 6: Indirect addressing.

```

.data
array1 byte 10h
array2 word 123h,234h
array3 dword 123456h

.code
main PROC
    bl = [array1]
    cx = [array2]
    edx = [array3]
    ax = [array2+2]
    mov bl, [array1]
    mov cx, [array2]
    mov edx, [array3]
    mov ax, [array2+2]
    call dumpregs
    exit
main ENDP


```

(DumpRegs)

EAX=00000234	EBX=00000010	ECX=00000123	EDX=00123456
ESI=00404004	EDI=00404008	EBP=0012FF94	ESP=0012FF8C
EIP=0040104C	EFL=00000246	CF=0	SF=0
ZF=1 OF=0			

4

(d) Register Addressing



The diagram illustrates register addressing. An instruction word contains a register field (R). This field is used to access the value stored in a register. The register value is then combined with an offset to form the effective address (EA). The formula EA = R is shown below the diagram.

EA = R

- Similar to *direct addressing*, except the address field refers to a **register** rather than a main memory address.
- The programmer need to decide which values should remain in registers and which should be stored in main memory.

 No time consuming memory references needed → faster.	 It has limited number of registers → provides a limited address space.
--	--

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.476.

89

Example 7: Register addressing.

eax = ebx = ecx = eax = eax =	.data .code main PROC mov eax, 0 mov ebx, 2000h mov ecx, 3000h mov eax, ebx add eax, ecx call dumpregs exit main ENDP
---	---


(DumpRegs)

EAX=00005000	EBX=00002000	ECX=00003000	EDX=00401005		
ESI=00404004	EDI=00000000	EBP=0012FF94	ESP=0012FF8C		
EIP=00401028	EFL=00000206	CF=0	SF=0	ZF=0	OF=0

90

4

(e) Register Indirect Addressing



Registers → EA = (R) → Operand

- Similar to *indirect addressing*.
- The advantages and limitations of *register indirect addressing* are basically the same as for *indirect addressing*.

Register indirect addressing uses one less memory reference than *indirect addressing*.

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.478.

Example 8:

Register indirect addressing.

esi =	
edi =	
bl =	
cx =	
edx =	
al =	

(DumpRegs)

```

.data
array1 byte 10h,11h,12h,13h
array2 word 123h,234h
.code
main PROC
    mov esi,OFFSET array1
    mov edi,OFFSET array2
    mov bl,[esi]
    mov cx,[edi]
    mov edx,(esi)
    mov al,[esi+1]
    call dumpregs
    exit
main ENDP

```

Address of the data that stored in register.

EAX=00000011 EBX=00000010 ECX=00000123 EDX=00404004 ESI=00404004 EDI=00404008 EBP=0012FF94 ESP=0012FF8C EIP=0040103D EFL=00000246 CF=0 SF=0 ZF=1 OF=0

Example 8:

Register indirect addressing.

```

esi = 00404004h
edi = 00404008h

mov al, [esi+1]
al = 11h

```

array1 byte 10h, 11h, 12h, 13h
array2 word 123h, 234h

Offset :	Value:	Data label:
00404004:		
00404005:		
00404006:		array1
00404007:		
00404008:		array2
00404009:		

93

Example 9:

Register indirect addressing.

```

.data
.code
main PROC
    mov ebx, 404000h
    mov dl, [ebx]
    inc ebx
    mov cl, [ebx]

    call dumpregs
    exit
main ENDP

```

(DumpRegs)

Offset :	Value:
00404000:	24
00404001:	55
00404002:	88

EAX=00005000	EBX=00404001	ECX=00000055	EDX=00000024		
ESI=00404000	EDI=00000000	EBP=0012FF94	ESP=0012FF8C		
EIP=0040103D	EFL=00000202	CF=0	SF=0	ZF=0	OF=0

94

4

(f) Displacement Addressing

$$EA = A + (R)$$

3 common displacement addressing techniques:

- A very powerful mode of addressing combines the capabilities of **direct addressing** and **register indirect addressing**.
- Address field hold two values:
 - A = base value
 - R = register that holds displacement (or vice versa)

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.478.

95

4

96

(f.1) Relative Addressing

- Also called **PC-relative addressing**, the implicitly referenced register is the **Program Counter** (PC).

$$\begin{aligned} R &= \text{PC} \\ EA &= A + (\text{PC}) \end{aligned}$$

- The next instruction address (shown in PC) is added to the address field to produce the EA.

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.479.

97

Example 10:**Displacement Addressing.****(1) Relative addressing**

$$\begin{aligned} \text{Destination} &= \text{Target} - \text{Source} \\ &= L1 - \text{PC} \\ &= \\ &= \end{aligned}$$

<pre> 00000014 B9 00000000 mov ecx, 0 00000019 BA 00000000 mov edx, 0 0000001E B8 00000000 mov eax, 0 00000023 B9 00000004 mov eax, 4 00000028 00000028 66 8B 98 mov bx, array2[eax] 00000008 R 0000002F 83 C0 02 add eax, 2 00000032 E8 00000000 E call dumpregs 00000037 E2 EF LOOP L1 00000039 6A 00 exit * push +000000000h </pre>	L1: <pre> mov bx, array2[eax] add eax, 2 call dumpregs LOOP L1 exit push +000000000h </pre>
---	--

-(ve) because its jumping backwards

PC = 39
Need to go to L1 which is in 00000028

98

(f.2) Base-Register Addressing

$$EA = A + R$$

- A holds displacement.
- R holds pointer to base address.
- R may be explicit or implicit.

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.479.

99

Example 11:**Displacement Addressing.****(2) Base-register addressing**

```
.data
count  dword 10h
array1 byte 10h,11h,12h,13h
array2 word 123h,234h,345h,456h
array3 dword 123456h,
```

Base-index addressing

```
.code
main PROC
    mov esi,offset array1
    mov ebx,10h
    mov ax,word ptr[ebx+esi]
    add ebx,esi
    mov cx,word ptr[ebx]
```

Base addressing

```
    call dumpregs
    exit
main ENDP
```

100

Example 11:

Displacement Addressing.

(b) Base-register addressing

```

.data
count    dword 10h
array1   byte 10h,11h,12h,13h
array2   word 123h,234h,345h,456h
array3   dword 123456h, 23456789h

.code
main PROC
    mov esi,offset array1
    mov ebx,10h
    mov ax,word ptr[ebx+esi]
    add ebx,esi
    mov cx,word ptr[ebx]

    call dumpregs
    exit
main ENDP

```

(DumpRegs)

Offset	Value: array3
00404014:	89
00404015:	67
00404016:	45
00404017:	23

EAX=753E6789 EBX=00404014 ECX=00006789 EDX=00401005
ESI=00404004 EDI=00000000 EBP=0012FF94 ESP=0012FF8C
EIP=00401028 EFL=00000206 CF=0 SF=0 ZF=0 OF=0



4



(f.3) Indexed Addressing


$$EA = A + R$$

- A = base
- R = displacement
- Good for accessing arrays

William Stallings (2013). *Computer Organization and Architecture: Designing for Performance* (9th Edition). United States: Pearson Education Limited, p.479. 102







The DumpRegs for the program:

EAX=00000002 EBX=00000123 ECX=00000004 EDX=00000000 ESI=00404004 EDI=00404008 EBP=0012FF94 ESP=0012FF8C EIP=00401047 EFL=00000202 CF=0 SF=0 ZF=0 OF=0
EAX=00000004 EBX=00000234 ECX=00000003 EDX=00000000 ESI=00404004 EDI=00404008 EBP=0012FF94 ESP=0012FF8C EIP=00401047 EFL=00000202 CF=0 SF=0 ZF=0 OF=0
EAX=00000006 EBX=00000345 ECX=00000002 EDX=00000000 ESI=00404004 EDI=00404008 EBP=0012FF94 ESP=0012FF8C EIP=00401047 EFL=00000202 CF=0 SF=0 ZF=0 OF=0
EAX=00000008 EBX=00000456 ECX=00000001 EDX=00000000 ESI=00404004 EDI=00404008 EBP=0012FF94 ESP=0012FF8C EIP=00401047 EFL=00000202 CF=0 SF=0 ZF=0 OF=0

4
108

4

Table: Basic addressing modes.



Mode	Algorithm	Principal Advantage	Principal Disadvantage
Immediate	Operand = A	No memory reference	Limited operand magnitude
Direct	EA = A	Simple	Limited address space
Indirect	EA = (A)	Large address space	Multiple memory references
Register	EA = R	No memory reference	Limited address space
Register indirect	EA = (R)	Large address space	Extra memory reference
Displacement	EA = A + (R)	Flexibility	Complexity
Stack	EA = top of stack	No memory reference	Limited applicability

William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.459.

109

4

110

Module 4

Instruction Set Architecture (ISA)

- 4.1 Introduction
- 4.2 Machine Instruction Characteristics
- 4.3 Types of Operands
- 4.4 Addressing Modes
- 4.5 Instruction Formats**
- 4.6 Summary

- ❑ Overview
- ❑ Instruction Length
- ❑ Allocation Bits
- ❑ Variable-Length Instructions

4

Overview

- An instruction format defines the layout of the bits of an instruction, in terms of its constituent fields.
- An instruction format must include an **opcode** and, implicitly or explicitly, zero or more **operands**.
- The format must, implicitly or explicitly, indicate the **addressing mode** for each operand.
- For most instruction sets, more than one instruction format is used.

4

■ Four common instruction formats:

(a) Zero-address instruction.



(b) One-address instruction



(c) Two-address instruction.



(d) Three-address instruction.



113

4

Instruction Length

■ This decision affects, and is affected by:

- memory size,
- memory organization,
- bus structure,
- processor complexity, and
- processor speed.

■ Trade off between powerful instruction repertoire and saving space.

■ **Other issues:** Instruction length equal or multiple to memory transfer length (bus system)?

4

Allocation of Bits

- We've looked at some of the factors that go into deciding the **length** of the instruction format.
- An equally difficult issue is how to **allocate the bits** in that format, and the **trade-offs** here are complex.

William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.470.

115

4

- The following interrelated factors go into determining the use of the addressing bits:
 - **Number of** _____ – if indicated implicitly, certain opcodes might always call for indexing; if explicit – one or more mode bits will be needed.
 - **Number of** _____ – typical instruction has 2 operands – uses mode indicator for operand addresses.
 - **Register versus memory** – single user register (accumulator), one operand address is implicit and consume no instruction bits; for multiple registers – a few bits are need to specify the registers.

William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.470.

116

- Number of** _____ – have one set of general purpose registers with 32 or more registers in the set – for example sets of 8 registers only 3 bits are needed to identify the registers, opcode will implicitly determine which register set is being referenced.
- Address range** – the range of addresses that can be referenced related to the number of bits.
- Address granularity** – an address can reference a word or byte a the designer's choice – byte addressing is convenient for character manipulation.

William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.471.

117

Variable-Length Instructions

- Designer may choose instead to provide a variety of instruction formats of different lengths.
- This tactic makes it easy to provide a large repertoire of opcodes, with different opcode lengths.
- Addressing can be more flexible, with various combinations of _____ and _____ references plus addressing modes.
- With **variable-length instructions**, these many variations can be provided efficiently and compactly

William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.473.

118

4.6 Summary

4

- This chapter discussed on *what* an instruction set does by examining the **types of operands** and **operations** that may be specified by machine instructions.
- Described the various **types of addressing modes** common in instruction sets.
- Present an overview of essential **characteristics** of machine instructions.
- Summarize the **issues** and **trade-offs** involved in designing an instruction format.

William Stallings (2016). *Computer Organization and Architecture: Designing for Performance* (10th Edition). United States: Pearson Education Limited, p.413, 457. 119