Gate Level Behavior Model of a 32-Bit Processor Using Verilog

Abdurrahman Mohammad

San Jose State University Computer Science Department San Jose State University Santa Clara, United States abdurrahman.mohammad@sjsu.edu

Abstract – This paper covers the gate level design and implementation of an ALU and a 32x32 register file. The language used to model this processor is Verilog. This report explains how the listed components work together to implement an ALU and register file specific to "CS 147DV" with extensive testing.

I. Introduction

The goal of this project is to implement an ALU and register file for the instruction set of CS 147DV at the gate level. To do this, we need to design the lower level components involved in the functioning of the ALU and register file. The design for this implementation has been completed in Verilog using ModelSim by Mentor Graphics. The design for this implementation has been completed and tested in Verilog using ModelSim by Mentor Graphics.

II. General Information

Tools used:

- a) An adequate computer
- b) Windows 10 by Microsoft
- c) ModelSim by Mentor Graphics
- d) Starter code and guidelines provided by SJSU Professor Kaushik Patra
- e) Designs of ALU, register file, and their lower level components by Professor Kaushik Patra

III. Components

The ALU and register file can be further broken down into smaller components on the gate level. Below are some general components used in this project:

32-Bit Logic Components

- 32-bit INV Inverts a block of 32-bits
- 32-bit AND Performs the AND operation on 32-bits
- 32-bit OR Performs the OR operation on 32-bits

• 32-bit NOR - Performs the NOR operation on 32-bits

Multiplexers

- 1-bit multiplexer
- 32-bit 2x1 multiplexer
- 32-bit 4x1 multiplexer
- 32-bit 8x4 multiplexer
- 32-bit 16x1 multiplexer
- 32x32 multiplexer
- 64-bit 2x1 multiplexer


ALU Components

- Ripple carry adder and subtractor
 - o Full adder made from 2 half adders
 - Half adder made form an XOR gate
- Shifter
 - Barrel shifter
 - Left barrel shifter
 - Right barrel shifter
- Multiplier
- Two's complement 64-bit
 - o Two's complement 32-bit

Register File Components

- Components required in the ALU
- 5x32 decoder
- 4x16 decoder
- 3x8 decoder
- 2x4 decoder
- D-Flip-Flop
- D-Latch
- SR-Latch
- Register 1-bit
- Register 32-bit

32-Bit Logic Components Design IV. Below are the designs of basic 32-bit logic



components created from basic bit level logic gates. Most of these components were derived from the diagram. The 32-bit NOR is made from a 32-bit OR and a 32-bit INV.

32-bit INV – Inverts a block of 32-bits

```
// 32-bit inverter
module INV32 1x1(Y,A);
 //output
 output [31:0] Y;
 //input
 input [31:0] A;
 // My work below
 genvar i;
generate
for (i = 0; i < 32; i = i + 1) begin : inv32_gen_loop
         not not inst(Y[i], A[i]);
-endgenerate
endmodule
```

32-bit AND – Performs the AND operation on 32-bits

```
// 32-bit AND
module AND32_2x1(Y,A,B);
 //output
output [31:0] Y;
 //input
input [31:0] A;
input [31:0] B;
// My work below
genvar i;
generate
for (i = 0; i < 32; i = i + 1) begin : and32_gen_loop
        and and_inst(Y[i], A[i], B[i]);
end
endgenerate
endmodule
```

32-bit OR - Performs the OR operation on 32-bits

```
// 32-bit OR
module OR32_2x1(Y,A,B);
 //output
 output [31:0] Y;
 //input
 input [31:0] A;
 input [31:0] B;
 // My work below
 genvar i;
generate
for (i = 0; i < 32; i = i + 1) begin : or32_gen_loop
         or or_inst(Y[i], A[i], B[i]);
- end
-endgenerate
 endmodule
רכיים ששוום או
```

32-bit NOR - Performs the NOR operation on 32-bits

```
// 32-bit NOR
module NOR32_2x1(Y,A,B);
//output
output [31:0] Y;
//input
input [31:0] A;
input [31:0] B;
wire [31:0] or_w; // Wire to transfer the result of 32-bit or
OR32_2x1 or32_inst(.Y(or_w), .A(A), .B(B)); // OR A
INV32 1x1 inv32 inst(.Y(Y), .A(or w)); // INV (OR A)
```

V. Multiplexers

Below are the designs and implementation of the different multiplexers used in this project:

1-bit multiplexer: This basic mux is made out of 1 NOT gate, 2 AND gates, and 1 OR gate. The design in the picture has been translated into Verilog. With this mux, you can implement bigger multiplexers like the ones that follow.

```
Implement a 1-bit 2x1 MUX
// 1-bit mux
module MUX1_2x1(Y,I0, I1, S);
//output list
output Y;
//input list
input IO, I1, S;
                                             File: mux.v
```

```
// Task 1: Implement a 1-bit mux
wire not w, and 1 w, and 2 w;
not not 1 (not w, S);
and and 1 (and 1 w, I0, not w);
and and 2 (and 2 w, Il, S);
or or 1(Y, and 1 w, and 2 w);
endmodule
```

32-bit 2x1 multiplexer

```
// 32-bit mux
module MUX32 2x1(Y, I0, I1, S);
// output list
output [31:0] Y;
//input list
input [31:0] IO;
input [31:01 I1:
input S;
// Taskl: Generate 32 1 bit 2x1 multiplexers
genvar i;
generate
for (i = 0; i < 32; i = i + 1) begin : mux_gen_loop // Definition of the loo
        MUX1_2x1 mux2x1_inst(Y[i], I0[i], I1[i], S); // Instantiate and conn
endgenerate
endmodule
```

32-bit 4x1 multiplexer

```
// 32-bit 4x1 mux
module MUX32_4x1(Y, I0, I1, I2, I3, S);
// output list
output [31:0] Y;
//input list
input [31:0] IO;
input [31:0] I1;
input [31:0] I2;
input [31:0] I3;
input [1:0] S;
MUX32_2xl mux_3(.Y(Y), .IO(mux_1_w), .I1(mux_2_w), .S(S[1])); // Task 2: Create
```

32-bit 8x4 multiplexer

```
// 32-bit 8x1 mux
module MUX32_8x1(Y, I0, I1, I2, I3, I4, I5, I6, I7, S);
// output list
output [31:0] Y;
//input list
input [31:0] IO;
input [31:0] I1;
input [31:0] I2;
input [31:0] I3;
input [31:0] I4;
input [31:0] I5;
input [31:0] I6;
input [31:0] I7;
input [2:0] S;
// Task 1: Create and attach 2 4x1 multiplexers
wire [31:0] mux_1_w, mux_2_w;
MUX32_2x1 mux_3(.Y(Y), .I0(mux_1_w), .I1(mux_2_w), .S(S[2]));
```

32-bit 16x1 multiplexer

```
// 32-bit l6x1 mux
module MUX32_16x1(Y, I0, I1, I2, I3, I4, I5, I6, I7,
I8, I9, I10, I11, I12, I13, I14, I15, S):
// Task 1: Create and attach 2 %x1 multiplexers
wire (31:0) mux_1.w, mux_2.w;
MUX32 &x1 mux_1.(7.mux_1.W), .10(10), .11(11), .12(12), .13(13), .14(14), .15(15), .16(16), .17(17), .5(5[2:0]));
MUX32 &x1 mux_2.(7.mux_2.W), .10(15), .11(19), .12(110), .13(111), .14(12), .15(13), .16(14), .17(115), .5(5[2:0]));
MUX32 &x1 mux_3.(7(2), .10(mux_1.W), .11(mux_2.W), .S(5[3]));

MUX32 &x1 mux_3.(7(2), .10(mux_1.W), .11(mux_2.W), .S(5[3]));
```

32-bit multiplexer 32x1


endmodule

```
116, I17, I18, I19, I20, I21, I22, I23, I24, I25, I26, I27, I28, I29, I30, I31, S);
                124, 125, 126, 127, 128, 129, 1

// output list
usuput [31:0] Y: // Result

uput [31:0] 10, 11, 12, 13, 14, 15, 16, 17,
naput [31:0] 10, 11, 12, 13, 14, 15, 16, 17,
naput [31:0] 18, 17, 118, 118, 120, 121, 123,
naput [31:0] 124, 177, 118, 118, 120, 121, 122, 123,
naput [31:0] 124, 125, 126, 127, 128, 128, 130, 131;
naput [31:0] 27, Control
// Task 1: Create and attach 2 l6x1 multiplexers
wire (31:0] mm_l_w, mmx_2_w.
10:10] mm_l_w, mmx_2_w.
10:10] mm_l_w, mmx_2_w.
10:10] 10:10], 11:(11), 12:(12), 13:(13), 14:(14), 15:(15), 15:(16), 17:(17),
10:00.2 [61:00.2], 10:(15), 11:(15), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(11), 11:(1
```

Implement a 32-bit 2x1 MUX



File: mux.v

64-bit 2x1 multiplexer

OP1 = 1, OP2 = 1,

OP1 = 0, OP2 = 0,

/SIM 18>

```
odule MUX64_2x1(Y, I0, I1, S);
// output list
output [63:0] Y;
//input list
input [63:0] I0;
input [63:0] I1;
generate
endgenerate
                 Multiplexer Test Bench
VSIM 17> run -all
# OP1 = 0, OP2 = 0,
                        S = 0 \Longrightarrow Result = 0
\# OP1 = 1, OP2 = 0,
                        S = 0 \Longrightarrow Result = 1
# OP1 = 0, OP2 = 1,
                        S = 0 \Longrightarrow Result = 0
```

 $S = 0 \Longrightarrow Result = 1$

 $S = 1 \Longrightarrow Result = 0$


VI. **ALU Design and Testing** Below are the designs and test results of the essential components involved in the ALU:

OP1 = 1, OP2 = 0, S = 1 ==> Result = 0

OP1 = 0, OP2 = 1, S = 1 ==> Result = 1

OP1 = 1, OP2 = 1, $S = 1 \Longrightarrow Result = 1$

Half adder – made form 1 XOR and 1 AND gate Design



Implementation in Verilog

```
`include "prj_definition.v"
module HALF_ADDER(Y,C,A,B);
output Y,C;
input A,B;
xor xor_gate(Y, A, B); // Task 1: Half adder adds with XOR
and and_gate(C, A, B); // Task 2: Calculate carry
endmodule
```

Test Bench File

```
"timescale lns/lps
Imodule half_adder_tb;
    reg A, B;
    wire Y, C;
    HALF_ADDER ha_inst(.Y(Y), .C(C), .A(A), .B(B));

initial begin

#5 A=0; B=0; // Initial values of OP1 and OP2
    #5 A=0; B=0; // Initial values of OP1 + OP2 = %d,\tCO = %d", A, B, Y, C);
    #5 A=0; B=1;
    #5 E=1; B=0;
    #5 E=1; B=0;
    #5 E=1; B=0;
    #5 E=1; B=1;
    #5 E=1;
    #5 E=1; B=1;
    #5 E=1;
    #5 E=1
```


Test Bench Results

```
# Loading work.HALF_ADDER
VSIM 2> run -all
#
# OP1 = 0, OP2 = 0, ==> OP1 + OP2 = 0, CO = 0
# OP1 = 0, OP2 = 1, ==> OP1 + OP2 = 1, CO = 0
# OP1 = 1, OP2 = 0, ==> OP1 + OP2 = 1, CO = 0
OP1 = 1, OP2 = 1, ==> OP1 + OP2 = 0, CO = 1
VSIM 3>]
```

Full adder – made from 2 connected half adders and 1 OR gate to calculate carry out values Design

```
Y = CI \oplus (A \oplus B)

CO = CI.(A \oplus B) + A.B
```



Implementation in Verilog

```
module FULL_ADDER(S,CO,A,B, CI);
output S,CO;
input A,B, CI;

// Task 1: Create wires
wire hal_result; // Half adder 1 operand
wire hal_co; // Half adder 1 carry out
wire ha2_co; // Half adder 2 carry out
// Task 2: Instantiate 2 half adders and connect them
HALF_ADDER ha_inst_1(.Y(hal_result), .C(hal_co), .A(A), .B(B));
// Task 3: Calculate carry out: CO = (hal_co || ha2_co)
or or_inst(CO, hal_co, ha2_co);
endmodule
```

Test Bench File

```
timescale ins/ips
module full_adder_tb; operand2, carryIn:
tet operand2, operand2, carryIn:
tet operand3, operand3, carryIn:
VPUL_ADGER_fa_inst(.S(sum), .OC)carryOut), .A(operand3), .B(operand2), .CI(carryIn));

// ORI - A, Or2 - B, Carry In -CI, SOM - S, Carry Out - CO

initial begin

#S operand3 - O; operand2 - O; carryIn = O; // Initial values of ORI and OR2
#S operand3 - O; operand2 - O; carryIn = U, // Initial values of ORI and OR2
#S operand3 - O; operand2 - U, CarryIno; - U, // Initial values of ORI and OR2
#S operand3 - O; operand2 - U, CarryIno; - U, // Initial values of ORI and OR2
#S operand3 - O; operand2 - U, CarryIno; - U, // Initial values of ORI and OR2
#S operand3 - O; operand2 - U, Operand3 - U, CarryIno; - U, // Operand3 - O; operand3 - O; operand3 - U, Ope
```


Test Bench Results

```
VSIM 5> run -all

# OP1 = 0, OP2 = 0, CI = 0, ==> OP1 + OP2 = 0, CO = 0
# OP1 = 1, OP2 = 0, CI = 0, ==> OP1 + OP2 = 1, CO = 0
# OP1 = 0, OP2 = 1, CI = 0, ==> OP1 + OP2 = 1, CO = 0
# OP1 = 1, OP2 = 1, CI = 0, ==> OP1 + OP2 = 1, CO = 0
# OP1 = 1, OP2 = 1, CI = 0, ==> OP1 + OP2 = 0, CO = 1
# OP1 = 0, OP2 = 0, CI = 1, ==> OP1 + OP2 = 1, CO = 0
# OP1 = 1, OP2 = 0, CI = 1, ==> OP1 + OP2 = 0, CO = 1
# OP1 = 0, OP2 = 1, CI = 1, ==> OP1 + OP2 = 0, CO = 1
OP1 = 1, OP2 = 1, CI = 1, ==> OP1 + OP2 = 1, CO = 1
VSIM 6>
```

Ripple carry adder and subtractor – made form the number of input bits n XOR gates and n adders Design

Extend the full adder to subtractor



32-bit implementation

64-bit implementation

Test Bench Results

```
IVSIM 23> run -all
# OP1 =
                        0. OP2 =
                                                  0. SnA = 0 ==> OP1 + OP2 =
                                                                                                    0, CO = 0
15, CO = 0
                                                 0, SnA = 1 ==> OP1 + OP2 =


5, SnA = 0 ==> OP1 + OP2 =

5, SnA = 1 ==> OP1 + OP2 =
# OP1 =
# OP1 =
                      10, OP2 =
10, OP2 =
                                                                                                      5, CO = 1
  OP1 =
                                                10, SnA = 0 ==> OP1 + OP2 = 15, CO = 0
10, SnA = 1 ==> OP1 + OP2 = 4294967291, CO = 0
  OP1 =
                        5, OP2 =
                                                                                                     15, CO = 0
 # OP1 =
                                               1, SnA = 1 ==> OP1 + OP2 = 4294967295, CO = 0
VSIM 24>
```

Left barrel shifter – made of a series of interconnected multiplexers

Design:

Extend 4-bit Barrel Shifter to 32-bit




Implementation

```
// Left shifter
Jandule SHIFT32 L(Y,D,S);
// output list
output [31:0] Yi
// input [31:0] IJ
// input [31:0] D;
input [41:0] S;

// Wires between the multiplexers
wire [31:0] wire0; // Shift 1-bit Y/N Result
wire [31:0] wire0; // Shift 2-bit Y/N Result
wire [31:0] wire2; // Shift 4-bit Y/N Result
wire [31:0] wire2; // Shift 4-bit Y/N Result
wire [31:0] wire3; // Shift 8-bit Y/N Result
wire [31:0] wire2; // Shift 8-bit Y/N Result
wire [31:0] wire3; // Shift 8-bit Y/N Result
WIX32 2x1 mux insta(wire1, wire0, (wire0[29:0],2'bo), S[1]); // (Shift 2-bit <<) Choose between D and shifted D
WIX32 2x1 mux insta(wire3, wire2, wire3[15:0],16'bo), S[4]); // (Shift 16-bit <<16) Choose between D and shifted D
wixed 2x1 mux insta(Y, wire3, (wire3[15:0],16'bo), S[4]); // (Shift 16-bit <<16) Choose between D and shifted D
wixed 2x1 mux insta(Y, wire3, (wire3[15:0],16'bo), S[4]); // (Shift 16-bit <<16) Choose between D and shifted D
wixed 2x2 mixed 2x3 mux insta(Y, wire3, (wire3[15:0],16'bo), S[4]); // (Shift 16-bit <<16) Choose between D and shifted D
wixed 2x4 mux insta(Y, wire3, wire3[15:0],16'bo), S[4]); // (Shift 16-bit <<16) Choose between D and shifted D
wixed 2x4 mux insta(Y, wire3, wire3[15:0],16'bo), S[4]); // (Shift 16-bit <<16) Choose between D and shifted D
wixed 2x4 mux insta(Y, wire3, wire4, wire3, wire4, wire4,
```

Right barrel shifter - made of a series of interconnected multiplexers Design:

Extend 4-bit Barrel Shifter to 32-bit




Implementation

```
// output list
output [31:0] Y;
// input list
input [31:0] D;
input [4:0] S;

// Wires between the multiplexers
wire [31:0] wire1/ Shift 2-bit Y/N Result
wire [31:0] wire2/ / Shift 2-bit Y/N Result
wire [31:0] wire2/ / Shift 4-bit Y/N Result
wire [31:0] wire2/ / Shift 4-bit Y/N Result
wire [31:0] wire3/ Shift 8-bit Y/N Result
wire [31:0] wire3/ Shift 8-bit Y/N Result
MUX32_2xl mux_inst0(wire0, D, {1'b0,D[31:1]}, S[0]); // (Shift 1-bit <<1) Choose between D and shifted D
MUX32_2xl mux_inst0(wire1, wire0, {2'b0,wire0[31:2]}, S[1]); // (Shift 2-bit <<2) Choose between D and shifted D
MUX32_2xl mux_inst0(wire2, wire1, {4'b0,wire0[31:3]}, S[3]); // (Shift 4-bit <<4) Choose between D and shifted D
MUX32_2xl mux_inst3(wire3, wire2, {8'b0,wire0[31:3]}, S[3]); // (Shift 4-bit <<4) Choose between D and shifted D
MUX32_2xl mux_inst4(Y, wire3, {16'b0,wire3[31:16]}, S[4]); // (Shift 16-bit <<16) Choose between D and shifted D
endmodule</pre>
```

Barrel shifter – made from 1 left shifter, 1 right shifter, and 1 multiplexer

Design



File: barrel_shifter.v

Implementation


```
// Shift with control L or R shift
module BARREL_SHIFTER32(Y,D,S, LnR);
// output list
output [31:0] Y;
// input list
input [31:0] D;
input [4:0] S;
input LnR;

wire [31:0] left_w; //result from LShift
wire [31:0] right_w; //result from RShift
SHIFT32_R r_shifter_inst(right_w, D, S);
SHIFT32_L l_shifter_inst(left_w, D, S);
MUX32_2xl mux32_inst(Y, right_w, left_w, LnR);
endmodule
```

32-bit Shifter – Made from 1 barrel shifter, 1 32-bit 2x1 mux, and a 32-bit OR.

Design

Implement 32-bit Barrel Shifter



File: barrel_shifter.v

Implementation

Test Bench


```
VSIM 11> run -all
                                       0 ==> got
                                                           O [PASSED]
 Run barrel shift TB
 2147483648 <<
                          1 = 1073741824 ==> got 1073741824[PASSED]
 Run barrel shift TB
                                       0 ==> got
                                                           0 [PASSED]
# Run barrel shift TB
                                       1 ==> got
                                                           1 [PASSED]
 Run barrel shift TB
                                       0 ==> got
                                                           0 [PASSED]
 Run barrel shift TB
                                       3 ==> got
                                                           3 [PASSED]
 Run barrel shift TB
 2147483648 <<
                          1 = 1073741824 ==> got 1073741824[PASSED]
 Run barrel shift TB
                                       0 ==> got
                                                           0 [PASSED]
# Run barrel shift TB
 2147483648 <<
                         1 = 1073741824 ==> got 1073741824[PASSED]
 Run barrel shift TB
 Run barrel shift TB
                                       1 ==> got
                                                           1 [PASSED]
# Run barrel shift TB
                                       0 ==> got
                                                           0 [PASSED]
 Run barrel shift TB
                                       3 ==> got
                                                           3 [PASSED]
```

32-bit Two's Complement

Design – 32 NOT gates, register of 1's, and a ripple

carry adder subtractor

Implement 2's complement



Implementation

```
// 32-bit two's complement
module TWOSCOMP32(Y,A);
//output list
output [31:01 Y:
//input list
input [31:0] A;
// --- My work below ---
wire [31:0] not_w ;
wire empty;
reg addZero = 0;
reg [31:0] addOne = 1;
genvar i:
generate
for(i = 0; i < 32; i = i + 1) begin
       not not inst(not w[i], A[i]);
endgenerate
RC_ADD_SUB_32 rc_add_sub_32_inst(Y, empty, not_w, addOne, addZero);
```


32-bit Two's Complement – consists of 2 32-bit two's

complement

Implementation

```
// 64-bit two's complement
module TWOSCOMP64(Y,A);
//output list
output [63:0] Y;
//input list
input [63:0] A;
// --- My work below ---
wire[63:0] not w;
wire empty;
reg add = 0;
reg [63:0] adding = 1;
genvar i;
generate
for(i = 0; i < 64; i = i + 1) begin
       not not_inst(not_w[i], A[i]);
endgenerate
RC_ADD_SUB_64 rc_add_sub_32_inst(Y, empty, not_w, adding, add);
endmodule
```

Unsigned Multiplier – 32 AND gates and 32 adders Design




Implementation

```
module MULT32_U(HI, LO, A, B);
 // output list
output [31:0] HI;
output [31:0] LO;
 // input list
 input [31:0] A;
 input [31:0] B;
1// Unsigned Multiplication: Multiplicand = A. Multiplier = B
// Unsigned multiplication's diagram is implemented below
 wire [31:0] carry_out_w;
 wire [31:0] remainder_w [31:0];
AND32_2x1 and32_inst_int(remainder_w[0], A, {32{B[0]}});
buf buf_l(carry_out_w[0], 1'b0); // Wipe out carry_out_w
buf buf_2(LO[0], remainder_w[0][0]); // LO[0] = operand_2_wire[0][0]
 generate
for (i = 1; i < 32; i = i + 1) begin : mul_U_32_loop
          wire [31:0] operand w;
          AND32_2x1 and32_inst(operand_w, A, {32{B[i]}});
          RC_ADD_SUB_32 adder32_inst(remainder_w[i], carry_out_w[i], operand_w,
                  {carry_out_w[i - 1], {remainder_w[i - 1][31:1]}}, 1'b0);
         buf buf_inst(LO[i], remainder_w[i][0]);
end
endgenerate
 // Store carry out and remainder in HI
BUF32x32 buff_inst_last(HI, {carry_out_w[31],
          {remainder_w[31][31:1]}}); // Located in logic32bit file
endmodule
```

Signed Multiplier

Design

Implement Signed Multiplication Circuit



File: mult.v

Implementation

```
module MULT32(HI, LO, A, B);

// output [31:0] HI;

output [31:0] A; // Multiplicand
input [31:0] B; // Multiplicand
input [31:0] B; // Multiplicand
input [31:0] B; // Multiplicand
input [31:0] Signed_A_w; // Wire for signed A

wire [31:0] signed_B_w; // Wire for signed B

wire [31:0] ohoice_A_w; // Wire for signed B

wire [31:0] ohoice_B_w; // Wire for signed B

wire [31:0] ohoice_B_w; // Wire for signed B

wire [63:0] unsigned_output_w; // Make a 64-bit wire for unsigned output

wire [63:0] mus_output_w; // Make a 64-bit wire for signed output/2's complement of the output

wire [63:0] mux_output_w; // Make a 64-bit wire for signed output/2's complement of the output

wire (63:0] mux_output_w; // Make a 64-bit wire for signed output/2's complement of the output

wire wor_output_w; // Make a wire for the result of the xor gate's result

// Task 2: Calculate the sign of the output

xor xor_inst(xor_output_w, A[31], B[31]); // Calculate if the result is + or - based on the MSB's

// Task 3: Find 2's complement of A, B, and their product

TMOSCOMP82 twoscomp32_inst_[(signed_B_w, B); // Find the 2's complement of A and store it

MCX32_2xl ml(choice_A_w, A, signed_A_w, A); // Find the 2's complement of B and store it

MCX32_2xl m2(choice_B_w, B, signed_B_w, B); // Find the 2's complement of B and store it

MCX32_2xl m2(choice_B_w, B, signed_B_w, B); // Find the 2's complement of B and store it

MCX32_2xl m2(choice_B_w, B, signed_B_w, B); // Find the 2's complement of the unsi

// Task4: Instantiate a 64-bit 2xl mux. Choose between unsigned output_w); // Find the 2's complement of the unsi

// Task4: Instantiate a 64-bit 2xl mux. Choose between unsigned or signed result based on xor calculation

// Task4: Instantiate a 64-bit 2xl mux. Choose between unsigned or signed result based on xor calculation

// Task4: Instantiate a 64-bit 2xl mux. Choose between unsigned or signed result based on xor calculation

// Task4: Instantiate a 64-bit 2xl mux. Choose between unsigned or signed result based on xor calculation


// Tas
```

Test Bench Results

VSIM 20> run -a	11					
# [0) =	0 ,	0] ==> got	0,	0[PASSED]
# Run mult TB			- /	-1 - 2		- (
#[1	* () =	0 ,	0] ==> got	0,	0 [PASSED]
# Run mult TB						
# [0	*	L =	0 ,	0] ==> got	0,	0 [PASSED]
# Run mult TB						
# [1	*]	L =	0 ,	1] ==> got	0,	1 [PASSED]
# Run mult TB						
# [3	*	L =	0 ,	3] ==> got	0,	3 [PASSED]
# Run mult TB						
# [2147483647	× 1	L =	0 ,214748364	17] ==> got	0,214748	3647 [PASSED]
# Run mult TB						
# [4294967295	*	L = 429496729	5 ,429496729	95] ==> got 429496	/295,429496	7295 [PASSED]
# Run mult TB		2 =		41		4 CD3 CCED1
# [2 # Run mult TB	1	4 =	0 ,	4] ==> got	0,	4 [PASSED]
# Kun mult 15		3 =	0 ,	91 ==> got	0,	9 [PASSED]
# [3		, -	٠,	3]> got	٠,	9 [PASSED]

ALU Design

Design



Implementation

Step 1: make the necessary wires

```
// Task 1: Create wires
wire [31:0] HI, LO; // For multiplication
wire ['DATA_INDEX_LIMIT:0] shift_result; // For shift
wire ['DATA_INDEX_LIMIT:0] add_sub_result; // For addition and subtraction
wire [31:0] and_result; // For AND operation
wire [31:0] or_result; // For OR operation
wire [31:0] nor_result; // For NOR operation
wire add_sub_co; // Carry out from addition and subtraction
wire SnA_or_w; // SnA or
wire SnA_not_w; // SnA not
wire SnA_and_w; // SnA and
```

Step 2: implement the operations

```
MULT32 mult32_inst(HI, LO, OP1, OP2); // Multiplcation
SHIFT32 shift32_inst(shift_result, OP1, OP2, OPRN[0]); // Shifting

// Addition / Subtraction
not inv_inst(SnA_not_w, OPRN[0]);
and and_inst(SnA_and_w, OPRN[0]), OPRN[3]);
or or_inst(SnA_or_w, SnA_not_w, SnA_and_w);
RC_ADD_SUB_32 rc_add_sub_inst(add_sub_result, add_sub_co, OP1, OP2, SnA_or_w);

// 32-bit logical operations: AND, OR, NOR
AND32_2x1 and32_inst(.Y(and_result), .A(OP1), .B(OP2));
OR32_2x1 or32_inst(.Y(or_result), .A(OP1), .B(OP2));
NOR32_2x1 nor32_inst(.Y(nor_result), .A(OP1), .B(OP2));
```

Step 3: Choose the output with a mux

```
// Choose the result. Indices of mux determined by diagram. Set the output of mux to the output of the MUX32_16xl mux16xl_inst(.Y(OUT), .IO(32'h0000000), .II(add_sub_result), .I2(add_sub_result), .I3(LO), .I4(shift_result), .I5(shift_result), .I6(and_result), .I7(or_result), .I9(nor_result) .I9((31'bo, add_sub_result[531]), .I10(32'h00000000), .I11(32'h0000000), .I12(32'h0000000), .I14(32'h0000000), .I14(32'h0000000), .I15(32'h0000000), .S((OPRN[3:0])));
```

Step 4: calculate zero flag

```
// Calculate the ZERO flag by NOR-ing the output bits
nor nor__flag(ZERO, OUT[0], OUT[1], OUT[2], OUT[4], OUT[5], OUT[6], OUT[7], OUT[8], OUT[09], OUT[10], OUT[11], OUT[12],
OUT[13], OUT[14], OUT[16], OUT[16], OUT[19], OUT[19], OUT[20], OUT[21], OUT[22], OUT[23], OUT[24],
OUT[25], OUT[26], OUT[27], OUT[28], OUT[28], OUT[30], OUT[31]);
```

ALU Test Bench Results

```
\( \text{SIM 8} \text{ vun -all } \)
\( \text{if [TEST] } 15 + 5 = 20 \), \( \text{got } 20 \). \( \text{[Zero flag is } = 0 \) \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 5 = 10 \), \( \text{got } 10 \). \( \text{[Zero flag is } = 0 \) \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 5 \ ^ 3 = 15 \), \( \text{got } 15 \). \( \text{[Zero flag is } = 0 \) \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 2 \ ^ 2 = 2 \), \( \text{got } 2 \). \( \text{[Zero flag is } = 0 \) \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 \ ^ 5 = 5 \), \( \text{got } 15 \). \( \text{[Zero flag is } = 0 \) \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 \ | 5 = 15 \), \( \text{got } 15 \). \( \text{[Zero flag is } = 0 \) \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 1 \ ^ | 1 = 4294967294 \), \( \text{got } 4294967294 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 = 0 \), \( \text{got } 0 \). \( \text{[PASSED]} \)
\( \text{if [TEST] } 15 - 15 \)
\( \
```

Conclusion

These are essential components in making an ALU for our instruction set. All our operations can be implemented with these components. Many of these components will also be used in the register file as well.


VII. Register File Design and Testing Below are the designs and test results of the essential components involved in the register file:

Components required in the ALU – refer to ALU

2x4 decoder

Design

Implement 2-to-4 line decoder



Implementation


```
// 2x4 Line decoder
module DECODER_2x4(D,I);
// output
output [3:0] D;
// input
input [1:0] I;

// --- My work below ---
wire [1:0] inv_I;
// The 2 NOT gates
not not_0(inv_I[0], I[0]); // NOT I0
not not_1(inv_I[1], I[1]); // NOT I1
// The 4 AND gates
and and_0(D[0], inv_I[0], inv_I[1]); // D0 = ~I1 AND ~I0
and and_1(D[1], inv_I[1], I[0]); // D1 = ~I1 AND I0
and and_2(D[2], inv_I[0], I[1]); // D2 = I1 AND ~I0
and and_3(D[3], I[0], I[1]); // D3 = I1 AND I0
endmodule
```

3x8 decoder

Design

Implement 3-to-8 line decoder




Implementation

```
// 3x8 Line decoder
module DECODER 3x8(D,I);
// output
output [7:0] D;
// input
input [2:0] I;
// --- My work below ---
wire [4:0] inv_I;
not not_inst(inv_I[4], I[2]);
DECODER_2x4 decoder2x4_inst(inv_I[3:0], I[1:0]);
genvar i;
generate
for(i = 0; i < 4; i = i + 1) begin : decoder2x4 loop
        and and_inst0(D[i], inv_I[i], inv_I[4]);
        and and_instl(D[i + 4], inv_I[i], I[2]);
end
endgenerate
endmodule
```

4x16 decoder

Design

Implement 4-to-16 line decoder




Implementation

```
// 4x16 Line decoder
module DECODER_4x16(D,I);
// output
output [15:0] D;
// input
input [3:0] I;
// --- My work below ---
wire [8:0] inv I;
DECODER_3x8 decoder3x8_inst(inv_I[7:0], I[2:0]);
not not_inst(inv_I[8], I[3]);
genvar i;
generate
for (i = 0; i < 8; i = i + 1) begin : decoder3x8 loop
        and and_inst0(D[i], inv_I[i], inv_I[8]); // D[0] to D[
        and and_instl(D[i + 8], inv_I[i], I[3]); // D[8] to D[
endgenerate
endmodule
```

5x32 decoder

Design

Implement 5-to-32 line decoder





Implementation

```
// 5x32 Line decoder
module DECODER_5x32(D,I);
// output
output [31:0] D;
// input
input [4:0] I;
// --- My work below ---
wire [16:0] inv_I;
DECODER_4x16 decoder4x16_inst(inv_I[15:0], I[3:0]);
not not_inst(inv_I[16], I[4]);
generate
for(i = 0; i < 16; i = i + 1) begin : decoder4x16_loop</pre>
         and and_inst0(D[i], inv_I[i], inv_I[16]);
and and_inst1(D[i + 16], inv_I[i], I[4]);
end
endgenerate
endmodule
```

D-Flip-Flop

Design






Implementation

```
// 1 bit flipflop +ve edge,
// Preset on nP=0, nR=1, reset on nP=1, nR=0;
// Undefined nP=0, nR=0
// normal operation nP=1, nR=1
module D_FF(Q, Qbar, D, C, nP, nR);
input D, C;
input nP, nR;
output Q, Qbar;
// --- My work below ---
wire Y, Ybar, inv C;
not not inst(inv C, C);
D_LATCH dlatch_inst(.Q(Y), .Qbar(Ybar), .D(D), .C(in input nP, nR;
SR_LATCH srlatch_inst(.Q(Q), .Qbar(Qbar), .S(Y), .R(|output Q,Qbar;
endmodule
```

D-Latch

Design




Implementation

```
// 1 bit D latch
// Preset on nP=0, nR=1, reset on nP=1, nR=0;
// Undefined nP=0, nR=0
// normal operation nP=1, nR=1
module D_LATCH(Q, Qbar, D, C, nP, nR);
input D, C;
input nP, nR;
output Q,Qbar;
// --- My work below ---
wire inv D w, and 1 w, and 2 w;
not not inst(inv D w, D);
nand nand instl(and 1 w, D, C);
nand nand inst2(and 2 w, inv D w, C);
nand nand_inst3(Q, Qbar, and_1_w, nP); // nR
nand nand_inst4(Qbar, Q, and_2_w, nR); // nP
endmodule
```

SR-Latch

Design





Implementation

```
// 1 bit SR latch
// Preset on nP=0, nR=1, reset on nP=1, nR=0;
// Undefined nP=0, nR=0
// normal operation nP=1, nR=1
module SR LATCH(Q,Qbar, S, R, C, nP, nR);
input S, R, C;
// --- My work below ---
wire and_1_w, and_2_w;
nand nand_instl(and_l_w, S, C);
nand nand inst2(and 2 w, R, C);
nand nand inst3(Q, Qbar, and 1 w, nP);
nand nand_inst4(Qbar, Q, and_2_w, nR);
```

Register 1-bit

Design






Implementation

```
// 1 bit register +ve edge,
// Preset on nP=0, nR=1, reset on nP=1, nR=0;
// Undefined nP=0, nR=0
// normal operation nP=1, nR=1
module REG1(Q, Qbar, D, L, C, nP, nR);
input D, C, L;
input nP, nR;
output Q,Qbar;
// --- My work below ---
wire mux_w;
MUX1_2x1 mux_inst(mux_w, Q, D, L);
D_FF dff(.Q(Q), .Qbar(Qbar), .D(mux_w), .C(C), .nP(nP), .nR(nR));
```

Register 32-bit

Design


Implement 32-bit Register



Implementation

```
// 32-bit registere +ve edge, Reset on RESET=0
module REG32(Q, D, LOAD, CLK, RESET);
output [31:0] Q;
input CLK, LOAD;
input [31:0] D;
input RESET;
// --- My work below ---
genvar i;
generate
for(i = 0; i < 32; i = i + 1)begin : reg32 loop
        wire Qbar;
        REG1 reg1_inst(.Q(Q[i]), .Qbar(Qbar), .D(D[i])
       .L(LOAD), .C(CLK), .nP(1'b1), .nR(RESET));
end
endgenerate
endmodule
```

Register File Design



Register File Implementation

```
-- My work below --
wire inv_RST; // Stores the inverse of RST
wire [31:0] decoder_result_w, and_result_w, reg_1_data, reg_2_data;
wire [31:0] REGISTERS [31:0]; // wire fo register file
DECODER_5x32 decoder5x32_inst(decoder_result_w, ADDR W); // Decoder for the ac
not not_inst(inv_RST, RST); // Calculate the inverse of RST
genvar i;
for (i = 0; i < 32; i = i + 1) begin : reg32_gen_loop // Generate 32 32-bit re
        and and inst(and_result_w[i], decoder_result_w[i], WRITE); // AND each
        REG32 reg32_inst(REGISTERS[i], DATA_W, and_result_w[i], CLK, inv_RST);
end
// The 4 multiplexers in the diagram
 // Access data at ADDR_R1
MUX32_32x1 mux_inst_1(reg_1_data, REGISTERS[0], REGISTERS[1], REGISTERS[2], Ri
        REGISTERS[8], REGISTERS[9], REGISTERS[10], REGISTERS[11], REGISTERS[
        REGISTERS[17], REGISTERS[18], REGISTERS[19], REGISTERS[20], REGISTERS
        REGISTERS[26], REGISTERS[27], REGISTERS[28], REGISTERS[29], REGISTERS
// Access data at ADDR R2
MUX32_32x1 mux_inst_2(reg_2_data, REGISTERS[0], REGISTERS[1], REGISTERS[2], Ri
        REGISTERS[8], REGISTERS[9], REGISTERS[10], REGISTERS[11], REGISTERS[
        REGISTERS[17], REGISTERS[18], REGISTERS[19], REGISTERS[20], REGISTERS
        REGISTERS [26], REGISTERS [27], REGISTERS [28], REGISTERS [29], REGISTERS
MUX32_2x1 mux_inst_3(DATA_R1, 32'hzzzzzzzzz, reg_1_data, READ); // Return data
MUX32_2x1 mux_inst_4(DATA_R2, 32'hzzzzzzzzz, reg_2_data, READ); // Return data
endmodule
```

Register File Test Bench Results

```
VSIM 29> run -all

# Total number of tests 32

# Total number of pass 32

#
```

Conclusion


These are essential components in making a register file for our instruction set. The register file will behave according to the inputs from its user (READ and WRITE signals), sent by the control unit. 1-bit registers are also used in data path and control unit.

VIII. Datapath

In order to implement the data path for our instruction set, we must analyze the design diagram and count all the components involved. First, instantiate all the components which are not multiplexers, such as

ALU, instruction register, program counter, stack pointer, the two adders, and the register file. Then proceed to instantiate all the multiplexers and connect their corresponding wires. For each multiplexer, create a wire. For each output from other components such as ALU, register file, pc register value added one, and others, create additional intermediate wires. Trace the diagram and carefully connect all the components.

Design



Implementation

Step 1: Create the corresponding wires. Let there be an output wire for each component. For simplicity, I have copied the table in lecture eleven. Not all the wires are used. Create intermediate wires – listed in the second portion of the picture.

```
// Copy of the table in lecture 11s
// Wires involved in datapath
wire [31:0] pc_load;
wire [31:0]
            pc_sel_1;
            pc_sel_2;
wire [31:0]
            pc_sel_3;
wire [31:0]
wire [31:0]
            mem_r;
wire
    [31:0]
            mem_w;
wire [31:0] r1_sel_1;
wire [31:0]
            reg_r;
wire [31:0]
            reg_w;
wire [31:0]
            wa_sel_1;
wire [31:0]
            wa_sel_2;
wire [31:0]
            wa_sel_3;
wire [31:0]
            wd_sel_1;
wire [31:0]
            wd_sel
wire [31:0]
            wd_sel_3;
    [31:0]
            sp_load;
wire
    [31:0]
            op1_sel_1;
wire [31:0]
            op2_sel_1;
wire
    [31:0]
            op2_sel_2;
wire [31:0]
            op2_sel_3;
wire [31:0]
            op2 sel 4;
wire
    [31:0]
            alu oprn;
wire
     [31:0]
            ma_sel_1;
wire [31:0]
            dmem w:
wire [31:0]
wire [31:0] md_sel_1;
// Additional intermediate wires
wire [31:0] OUT;
wire [31:0] program_ctr;
wire [31:0] stack_ptr;
wire [31:0] pc_immediate;
wire [31:0] pc_plus_1;
wire [31:0] R1_data,R2_data;
```

Step 2: Instantiate the additional components (not multiplexers) and connect. These include ALU, register file, program counter, stack pointer, and the two adders.

Step 3: Instantiate the multiplexers and make the connections according to the design diagram.

```
// *** Connections for each mux in datapath ***
// pc load - Done in CU
// pc_sel_2 // pc_sel_1 inst(.Y(pc_sel_1) , .I0(R1_data), .I1(pc_plus_1), .S(CTRL[1])); // pc_sel_2
MUX32_2x1 mux_pc_sel_2_inst(.Y(pc_sel_2) , .I0(pc_sel_1), .I1(pc_immediate), .S(CTRL[2]));
// pc_sel_3
MUX32_2x1 mux_pc_sel_3_inst(.Y(pc_sel_3) , .I0({{6'b0} ,INSTRUCTION[25:0]}), .I1(pc_sel_2), .S(CTRL[3]));
// mem_r - Done in CU
// mem_w - Done in CU
// r1_sel_1
MUX32_2x1 mux_r1_sel_1 inst(.Y(r1_sel_1) , .I0({{27{1'b0}}, INSTRUCTION[25:21]}), .I1(32'b00000), .S(CTRL[7]));
// reg_r - Done in CU
// reg_w - Done in CU
// wa_sel_1
MUX32_2x1 mux_wa_sel_1 inst(.Y(wa_sel_1), .I0({{27{1'b0}}, INSTRUCTION[15:11]}), .I1({{27{1'b0}}, INSTRUCTION[20:16]}), .S(CTRL[10]));
// wa_sel_2
MUX32_2x1 mux wa sel 2 inst(.Y(wa_sel_2), .I0(32'h00000000), .I1(32'b11111), .S(CTRL[11]));
// wa_sel_3
MUX32_2x1 <u>mux_wa_sel_3 inst</u>(.Y(wa_sel_3), .I0(wa_sel_2), .I1(wa_sel_1), .S(CTRL[12]));
// wd_sel_1
MUX32_2x1 mux_wd_sel_1_inst(.Y(wd_sel_1), .I0(OUT), .I1(DATA_IN), .S(CTRL[13]));
// wd_sel_2
MUX32_2x1 mux_wd_sel_2 inst(.Y(wd_sel_2), .I0(wd_sel_1), .I1({INSTRUCTION[15:0],{16'b0}}), .S(CTRL[14]));
// wd_sel_3
MUX32_2x1 wd_sel_3_inst(.Y(wd_sel_3), .I0(pc_plus_1), .I1(wd_sel_2), .S(CTRL[15]));
// sp_load - Done in CU
MUX32_2x1 mux_op1_sel_1 inst(.Y(op1_sel_1) , .I0(R1_data), .I1(stack_ptr), .S(CTRL[17])); // op2_sel_1
MUX32_Zx1 mux_op2_sel_1_inst(.Y(op2_sel_1) , .I0(32'b1), .I1({{27'b0} ,INSTRUCTION[10:6]}), .S(CTRL[18]));
// op2_sel_2
MUX32_2x1 mux_op2_sel_2 inst(.Y(op2_sel_2) , .I0({{16'b0} ,INSTRUCTION[15:0]}), .I1({{16{INSTRUCTION[15]}} ,INSTRUCTION[15:0]}), .S( CTRL[19]));
MUX32_Zx1 mux_op2_sel_3_inst(.Y(op2_sel_3) , .I0(op2_sel_2), .I1(op2_sel_1), .S(CTRL[20]));
// op2 sel 4
// op2_sel_4_inst(.Y(op2_sel_4) , .I0(op2_sel_3), .I1(R2_data), .S(CTRL[21]));
// alu_opro - Done in CU
MUX32_2x1 <u>mux ma_sel_1 inst(.Y(ma_sel_1)</u> , .I0(OUT), .I1(stack_ptr), .S(CTRL[28]));
// ma_sel_2
MUX32_2x1 mux ma_sel_2_inst(.Y(ADDR) , .I0(ma_sel_1), .I1(program_ctr), .S(CTRL[29]));
// dmem_r - Done in CU
// dmem_w - Done in CU
// md_sel_1
MUX32_2x1 mux md sel 1 inst(.Y(DATA_OUT) , .I0(R2_data), .I1(R1_data), .S(CTRL[30]));
```

IX. Conclusion

By completing this project, I have demonstrated how an ALU is designed at the gate level with all of its components and how registers are designed at the gate level with their various components. By doing so, we can implement a processor for our instruction set that uses these components to perform various operations. By implementing ALU and register file at the gate level, I have demonstrated my thorough understanding of the design and organization of the ALU and register file and the design of their various components and logical subcomponents by translating my understanding of the various schematics above in Verilog