Behavior Model of a 32-Bit Processor Using Verilog

Abdurrahman Mohammad

San Jose State University Computer Science Department

San Jose State University Santa Clara, United States

abdurrahman.mohammad@sjsu.edu

Abstract – This paper covers the design of an ALU, a 32x32 register file, a state machine, and a control unit. It also covers the simulation of the instruction set "CS 147DV" designed by Kaushik Patra involving the components mentioned in addition to a predefined 32x64 memory. The language used to model this processor is Verilog. This report explains how the listed components work together to implement "CS 147DV" and extensive testing.

I. Introduction

The purpose of this project is "to implement a behavioral model, using Verilog, of a processor supporting CS 147DV" (proj_02_guidelines). To do this, we must design the essential components involved in this processor and specify in the control unit the data path of each instruction in CS 147DV. The design of each component is elaborated in this report. The implementation of the three different types of instructions will also be explained as well as extensive testing of each instruction in CS 147DV.

II. General Information

Tools used:

- 1. An adequate computer
- 2. Windows 10 by Microsoft
- 3. ModelSim by Mentor Graphics
- Started code and guidelines provided by SJSU professor Kaushik Patra

III. Components

The components involved in our processor are as such:

- 1. ALU: performs the arithmetic and logical operations in the processor
- 2. Memory: stores a large block of data, including instructions and stack data
- Register File: stores a short block of quick, convenient, and easily accessible data
- State Machine: transitions through the and manages the five states involved in the instruction cycle
- Control Unit: generates the control signals involved in running the instructions
- 6. Clock: synchronizes the components to an electric rhythm of on and off pulses
- 7. Processor: contains the above components

IV. ALU Design and Testing

A. ALU Specifications

The function of an ALU
(Arithmetic Logic Unit) is to perform the arithmetic and logical operations involved in executing the instructions in CS 147DV. Our ALU supports the following operations:

- 1. Addition
- 2. Subtraction
- 3. Multiplication
- 4. Bitwise AND
- 5. Bitwise OR
- 6. Bitwise NOR
- 7. Set less than
- 8. Shift left
- 9. Shift right

In addition to these operations, our ALU also supports the ZERO flag which is set when the output is 0.

B. ALU Design

The steps involved in the ALU deign are as follows:

1. Create ports for input and output

2. Add registers for corresponding output ports

```
// Task 1: Add registers for corresponding output ports
// Simulates internal storage (registers)
reg [`DATA_INDEX_LIMIT:0] OUT; // We need a register for the output OUT
reg ZERO; // We need a register for the zero flag
// Task 1 Finish
```

Define the ALU functions corresponding to CS 146DV function codes

```
always @(OP1 or OP2 or OPRN) begin

// Task 2: Define operations

case (OPRN) // Start of case block

// Operations are defined below according to 'CS147DV' Instruction Set

ALU_OPRN_WIDTH'h20 : OUT = (OP1 + OP2); // Addition

ALU_OPRN_WIDTH'h22 : OUT = (OP1 - OP2); // Subtraction

ALU_OPRN_WIDTH'h22 : OUT = (OP1 * OP2); // Multiplication

ALU_OPRN_WIDTH'h24 : OUT = (OP1 * OP2); // Bitwise AND

ALU_OPRN_WIDTH'h25 : OUT = (OP1 | OP2); // Bitwise OR

ALU_OPRN_WIDTH'h27 : OUT = (OP1 | OP2); // Bitwise NOR

ALU_OPRN_WIDTH'h2a : OUT = (OP1 < OP2); // Shift_set

ALU_OPRN_WIDTH'h01 : OUT = (OP1 < OP2); // Shift_Left

ALU_OPRN_WIDTH'h01 : OUT = (OP1 > OP2); // Shift_Rigth

default: OUT = 'DATA_WIDTH'hxxxxxxxxx;

endcase // End of case block

// Task 2 Finish
```

4. Add the ZERO flag capability

```
// Task 3: Extend the functionality to set the 'ZERO' output
always @(OUT) begin // Whenever the output changes, evaluate zero flag
        ZERO = (OUT == 0) ? l'bl : l'b0; // The zero flag is evaluated
end
// Task 3 Finish
```

C. ALU Testing

To test the ALU, create a test bench encompassing all the defined functions.

Here is the test bench design:

 Make a test bench file and instantiate an ALU. Create adequate input and output ports and add registers for ALU inputs. Add a wire to get the result and zero flag from ALU.

```
'include "pri definition.v'
] module ALU_TB;
 integer total test;
 integer pass_test;
 reg [`ALU_OPRN_INDEX_LIMIT:0] oprn_reg; // Operation code register
 reg ['DATA_INDEX_LIMIT:0] opl_reg; // Operand_1 register
 reg [`DATA_INDEX_LIMIT:0] op2_reg; // Operand_2 register
 wire ['DATA INDEX LIMIT:0] r net; // a wire to get result value from alu
 // Task 1: Connect a wire for the zero flag
wire ZERO; // A wire for the zero flag
 // Task 1 Finish
 \verb|ALU ALU_INST_01(.OUT(r_net), .ZERO(ZERO), .OP1(op1_reg), .OP2(op2_reg), .OPRN(oprn_reg))| \\
 // Drive the test patterns and test
 initial
begin
 opl_reg = 0;
 oprn_reg = 0;
```

2. Test all the functions

```
// test 15 + 5 = 20

#5 opl_reg = 15;

op2_reg = 5;

oprn_reg = `ALU_OPRN_WIDTH'h20;
 #5 test_and_count(total_test, pass_test, test_golden(opl_reg,op2_reg,oprn_reg,r_net, ZERO));
// test 15 - 5 = 10
#5 opl_reg = 15;
    op2_reg = 5;
     oprn_reg = 'ALU_OPRN_WIDTH'h22;
test_and_count(total_test, pass_test, test_golden(opl_reg,op2_reg,oprn_reg,r_net, ZERO));
 // test 5 * 3 = 15
      op2_reg = 3;
      oprn reg='ALU OPRN WIDTH'h2c;
      test_and_count(total_test, pass_test, test_golden(opl_reg,op2_reg,oprn_reg,r_net, ZERO));
     opl red=8:
      oprn_reg='ALU_OPRN_WIDTH'h02;
    \label{eq:test_and_count} \textbf{test}_{and\_count(total\_test, pass\_test, test\_golden(opl\_reg,op2\_reg,oprn\_reg,r\_net, ZERO));} \\ \textbf{test}_{2} << 2 = 8
     opl reg=2;
      op2_reg=2;
oprn_reg='ALU_OPRN_WIDTH'h01;
     test and count(total test, pass test, test golden(opl reg,op2 reg,oprn reg,r net, ZERO));
     opl_reg = 15;
opl_reg = 5;
oprn_reg = `ALU_OPRN_WIDTH'h24;
      test_and_count(total_test, pass_test, test_golden(opl_reg,op2_reg,oprn_reg,r_net, ZERO));
     opl_reg=15;
op2_reg=5;
      oprn_reg='ALU_OPRN_WIDTH'h25;
     test_and_count(total_test, pass_test, test_golden(op1_reg,op2_reg,oprn_reg,r_net, ZERO));
#5 test_and_count(total_test, pa
// test ~(1 | 1)
#5 opl_reg = 1;
    op2_reg = 1;
    oprn_reg=^ALU_OPRN_WIDTH'h27;
#5 test_and_count/id=
     test_and_count(total_test, pass_test, test_golden(opl_reg,op2_reg,oprn_reg,r_net, ZERO));
      op2 reg = 12;
 oprn_reg=`ALU_OPRN_WIDTH'h2a;
#5 test_and_count(total_test, pass_test, test_golden(opl_reg,op2_reg,oprn_reg,r_net, ZERO));
// test 15 - 15 = 0 (Zero flag should be up)
```

3. Create a task to keep track of the passes and failures.

```
! task test_and_count;
inout total_test;
input test_status;
integer total_test;
integer pass_test;
)begin
    total_test = total_test + 1;
    if (test_status)
} begin
    pass_test = pass_test + 1;
end
end
end
```

4. Create a function to evaluate the results from the ALU with the actual results of the operations

```
function test_polders

risput [ NAT__NEWL_TITS] ept. // Operand 1

input [ NAT__NEWL_TITS] ept. // Operand 2

input [ NAT__NEWL_TITS] ept. // Operand 3

input [ NAT__NEWL_TITS] ept. // Operand 5

input [ NAT__NEWL_TITS] ept. // Operand 5

input [ NAT__NEWL_TITS] ept. // Operand 5

input [ NAT__NEWL_TITS] ept. // Peatt

input [ NAT__NEWL_TITS] ept. // Newl_TITS]

AND_OPERATION | Depth Switch [ N ] ept. // Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt | Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt | Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt | Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt | Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt | Peatt

AND_OPERATION | Depth Switch [ N ] ept. // Peatt | Peat
```

5. When you run the ALU test bench, you should get something like this:

Console output:


```
ModelSim > vsim work.ALU_TB
# vsim
  Start time: 21:31:29 on Oct 27.2019
  Loading work.ALU_TB
  Loading work.ALU
# Break key hit
VSIM 16> run -all
  [TEST] 15 + 5 = 20, got 20. (Zero flag is = 0) ... [PASSED] [TEST] 15 - 5 = 10, got 10. (Zero flag is = 0) ... [PASSED]
  [TEST] 5 * 3 = 15 , got 15. (Zero flag is = 0) ... [PASSED]
  [TEST] 8 >> 2 = 2 , got 2. (Zero flag is = 0) ... [PASSED]
  [TEST] 2 << 2 = 8 , got 8. (Zero flag is = 0) ... [PASSED]
  [TEST] 15 & 5 = 5, got 5. (Zero flag is = 0) ... [PASSED]

[TEST] 15 | 5 = 15, got 15. (Zero flag is = 0) ... [PASSED]

[TEST] 1 ~| 1 = 4294967294 , got 4294967294. (Zero flag is = 0) ... [PASSED]

[TEST] 8 < 12 = 1 , got 1. (Zero flag is = 0) ... [PASSED]
  [TEST] 15 - 15 = 0 , got 0. (Zero flag is = 1) ... [PASSED]
          Total number of tests
          Total number of pass
                          : C:/Users/Abdurrahman Mohammad/Desktop/prj_02/alu_tb.v(108)
      Time: 105 ns Iteration: 0 Instance: /ALU_TB
```

Waveform output (cropped):



V. Memory Design

To design the memory module, you must:

- 1. Define the input and output ports.
- a. Input ports: READ, WRITE,CLK (clock), RST (reset signal)
- b. Inout ports: ADDR (address in memory to access or modify),
 DATA (data located at address ADDR)
- 2. Create 64 count 32-bit registers to get your 32x64 memory file.

- 3. Add a return register to return data
- 4. When reset signal RST = 1, set all memory address data to 0.
- 5. You may have an option to preload memory from a file
- Let the user of memory read data only when READ = 1 and WRITE = 0
- Let the user write data only when
 READ = 0 and WRITE = 1

Overall, your memory design should look like

this:

```
`include "prj definition.v
module MEMORY 64MB (DATA, READ, WRITE, ADDR, CLK, RST);
// Parameter for the memory initialization file name
parameter mem_init_file = "mem_content_01.dat";
// input ports
input READ, WRITE, CLK, RST;
input [`ADDRESS_INDEX_LIMIT:0] ADDR;
// inout ports
inout [`DATA_INDEX_LIMIT:0] DATA;
// memory bank
reg ['DATA INDEX LIMIT:0] sram 32x64m [0:'MEM INDEX LIMIT]; // memory storage
integer i; // index for reset operation
reg ['DATA INDEX LIMIT:0] data ret; // return data register
assign DATA = ((READ===1'b1)&&(WRITE===1'b0))?data_ret:{^DATA_WIDTH{1'bz}};
always @ (negedge RST or posedge CLK)
begin
if (RST === 1'b0)
begin
for(i=0;i<=`MEM_INDEX_LIMIT; i = i +1)</pre>
sram_32x64m[i] = { `DATA_WIDTH{1'b0} };
$readmemh(mem_init_file, sram_32x64m);
end
else
begin
if ((READ===1'b1)&&(WRITE===1'b0)) // read operation
 data_ret = sram_32x64m[ADDR];
else if ((READ===1'b0)&&(WRITE===1'b1)) // write operation
         sram_32x64m[ADDR] = DATA;
end
endmodule
```

VI. Register File Design and Testing

A. Register File Design

The design of the register file is very similar to the design of out memory.

1. Define input ports

```
READ – is 1 for read operation
```

Write - is 1 for write operation

CLK – clock signal

RST – reset signal to reset register file

DATA W – data to store

ADDR W – the address to store above

```
// input list
input READ, WRITE, CLK, RST;
input [`DATA_INDEX_LIMIT:0] DATA_W;
input [`REG_ADDR_INDEX_LIMIT:0] ADDR_R1, ADDR_R2, ADDR_N
```

2. Define output ports

```
ADDR_R1 – an address to read data
```

ADDR_R2 – an address to read data

```
// output list
output [`DATA_INDEX_LIMIT:0] DATA_R1;
output [`DATA_INDEX_LIMIT:0] DATA_R2;
```

3. Add registers for corresponding output

```
// Task 1: Add registers for corresponding output ports
reg [`DATA_INDEX_LIMIT:0] DATA_R1; // Register to return R1
reg [`DATA_INDEX_LIMIT:0] DATA_R2; // Register to return R2
```

4. Define a 32x32 block of storage

Add 32 count 32-bit registers

```
// Task 2: Add 32x32 memory storage
reg [`DATA_INDEX_LIMIT:0] REGISTERS [0:`REG_INDEX_LIMIT];
```

5. Define the initialization of the address

values when the register file is

```
initial begin // When you start off, clear the memory by se
    for (k = 0; k <= `DATA_INDEX_LIMIT; k = k + 1)
    REGISTERS[k] = {`DATA_WIDTH{1'b0}}; // Set all data
end</pre>
```

6. If RST = 1, set all vales to 0.

```
// Task 4: Register block is reset on a negative edge of
if (RST == 1'b0) begin // Reset is done at -ve edge of
    for (k = 0; k <= `DATA_INDEX_LIMIT; k = k + 1)
    REGISTERS[k] = {`DATA_WIDTH{1'b0}}; // Set all</pre>
```

7. If WRITE = 0 and READ = 1

DATA_R1 = REGISTERS[ADDR_R1]

DATA_R2 = REGISTERS[ADDR_R2]

This is the read operation

```
if ((READ == 1'b1) && (WRITE == 1'b0)) begin // Read on, Write
// Read data
DATA_R1 = REGISTERS[ADDR_R1]; // Read data at address ADDR_R1
DATA_R2 = REGISTERS[ADDR_R2]; // Read data at address ADDR_R2
```

8. IF WRITE = 1 and READ = 0, return
data at address ADDR_W
REGISTERS[ADDR_W] = DATA_W

Do not handle Read and Write b
 READ = 1 and WRITE = 1
 READ = 0 and WRITE = 0

This is the write operation

10. You should get something like this:

```
module REGISTER_FILE_3232(DATA_RI, DATA_R2, ADDR_R1, ADDR_R2, DATA_W, ADDR_W, READ, WRITE, CLK, RST);
// input list
input READ, WRITE, CLK, RST;
input ['REG_ADDR_INDEX_LIMIT:0] DATA_W;
input ['REG_ADDR_INDEX_LIMIT:0] DATA_R1;
output ['DATA_INDEX_LIMIT:0] DATA_R1;
output ['DATA_INDEX_LIMIT:0] DATA_R2;
// Task 1: Add registers for corresponding output ports
reg ['DATA_INDEX_LIMIT:0] DATA_R2;
// Task 1: Add registers for corresponding output ports
reg ['DATA_INDEX_LIMIT:0] DATA_R2;
// Task 2: Add 32x32 memory storage
reg ['DATA_INDEX_LIMIT:0] DATA_R2; // Register to return R2
// Task 2: Add 32x32 memory storage
reg ['DATA_INDEX_LIMIT:0] DATA_R2; // Register to return R2
// Task 3: Add 'initial' block for initializing content of all 32 registers as 0
integer k; // k controls the for loops below
initial begin // When you start off, clear the memory by setting all address values to 0's
for (k = 0; k <= 'DATA_INDEX_LIMIT; k = k + 1)
    REGISTERS[k] = ('DATA_INDEX_LIMIT; k = k + 1)
```

B. Register File Testing

To test the register file, do as such:

- Create a register file test bench and instantiate a register file
- Create registers for ADDR_R1,
 ADDR_R2, ADDR_W, READ, WRITE,
 RST, and DATA_W. For CLK,
 DATA_R1, and DATA_R2, create
 wires. Assign DATA_R1 and

DATA_R2

```
include "prj_definition.v"
module REGISTER_FILE_32x32_TB;
// Storage list
reg ['REG_ADDR_INDEX_LIMIT:0] ADDR_R1, ADDR_R2, ADDR_W;
// Reset
reg READ, WRITE, RST;
reg ['DATA_INDEX_LIMIT:0] DATA_W; // Data register

// Wire lists
wire CLK;
wire ['DATA_INDEX_LIMIT:0] DATA_R1;
wire ['DATA_INDEX_LIMIT:0] DATA_R2;

assign DATA_R1 = ((READ===1'b0)&&&(WRITE===1'b1))?DATA_W:('DATA_WIDTH[1'
assign DATA_R1 = ((READ===1'b0)&&&(WRITE===1'b1))?DATA_W:('DATA_WIDTH[1'
assign DATA_R1 = ((READ===1'b0)&&&(WRITE===1'b1))?DATA_W:('DATA_WIDTH[1'
```

3. Create variables to keep track of test cases and loop counter

```
// Variables
integer i; // index for memory operation
integer no_of_test, no_of_pass;
```

4. When you instantiate a register file, connect all the registers and wires to the corresponding input and output ports of the register file

5. Make a clock instance to synchronize your register file

```
// Clock generator instance
CLK GENERATOR clk gen inst(.CLK(CLK));
```

6. Initialize the register file. Flicker RST from 1 to 0 and back to 1 and set READ and WRITE to 0

```
initial begin
RST = 1'b1; |
READ = 1'b0;
WRITE = 1'b0;
DATA W = {`DATA WIDTH{1'b0} };
```

7. Create a FOR loop and write the count variable i to the iith address in the register file

```
// Start the operation
#10    RST=1'b0;
#10    RST=1'b1;
// Write cycle
READ = 1'b0; // READ = 0
WRITE = 1'b1; // WRITE = 1
for (i = 1; i < 32; i = i + 1) begin
#10    DATA_W = i; ADDR_W = i; // R[i] = i
end</pre>
```

 Create another FOR loop to read the data at index i and compare it with the current value of i.

9. You may print out the number of cases and the number of cases passed

```
† Total number of tests 32
† Total number of pass 32
```

VII. State Machine Design

Designing the state machine is fairly easy as it requires only a few steps. The purpose of the

state machine is to alternate between the five steps involved in the instruction cycle: instruction fetch, instruction decode/register fetch, execute, memory access, and write back. The purpose of our design should be to cycle through these stages in the order of the list above by determining the next state and transitioning to it. Here is the design:

 Define input CLK and RST and output STATE

```
module PROC_SM(STATE, CLK, RST);
input CLK, RST; // list of inputs
output [2:0] STATE; // list of outputs
```

2. Add registers for output and assign state register to output STATE

```
// Task 1: Make registers for output
reg [2:0] state; // State register defined. There are 5 states, 3 bits (proo_state was defined as [2:0]
reg [2:0] next_state; // Next_state register defined. There are 5 states, 3 bits
assign STATE = state; // Assign state register to STATE
// Table 12 the state is the state is assign STATE | Table 22 the
```

3. Initialize the state machine with program fetch, the first stage in the instruction cycle. Reset the state to 3 bit unknown (3'bxx).

```
// Task 2: At 'initial' set the next state as 'PROC_FETCH and state to 3 bit unknown (3'bxx)
initial begin
    next_state = 'PROC_FETCH;
    state = 3'bxx;
```

At the negative edge of the RST reset signal, set the next state as program fetch and reset the state to 3 bit unknown
 (3'bxx)


```
// Task 3: At reset set the next state as `PROC_FETCH and state to 3 bit unknown (3'bxx)
always @(negedge RST) begin
    next_state = `PROC_FETCH;
    state = 3'bxx;
end
```

 On the positive edge of the clock, determine the next state depending on the current state

6. Upon determining the next state, transition state to its next state value

```
state = next_state; //
end
endmodule
```

7. Upon running the state machine by simulating control unit, you should get the cropped waveform output as such:



VIII. Control Unit Design

The purpose of the control unit is to generate the control signals which are responsible for controlling our ALU, memory, and register file. The control unit unifies the use of these three components and exchanges data between them. The control unit read the instructions in memory and performs the operations involved in the five states of the instruction cycle. The design is for the control unit (CU) is as such:

1. Define input and output as such:

2. Instantiate the state machine and add wire to connect program state

```
// State nets
wire [2:0] proc_state;
PROC_SM state_machine(.STATE(proc_state),.CLK(CLK),.RST(RST));
```

Add registers and wire for the corresponding output ports and assign

```
them:
                    // Task 1: Add registers for corresponding output ports
                    // Registers for Register File
                    // Registers for Register first
reg ['DATA_INDEX_LIMIT:0] RF_DATA_W_REG;
reg ['ADDRESS_INDEX_LIMIT:0] RF_ADDR_W_REG, RF_ADDR_R1_REG, RF_ADDR_R2_REG
                    reg RF READ REG, RF WRITE REG;
                    reg ['DATA_INDEX_LIMIT:0] ALU_OP1_REG, ALU_OP2_REG;
reg ['ALU_OPRN_INDEX_LIMIT:0] ALU_OPRN_REG;
                    // Registers for Memory output
                                         _INDEX_LIMIT:0] MEM_ADDR_REG;
                    reg MEM_READ_REG, MEM_WRITE_REG;
                    // Assign outputs to corresponding registers
                    assign RF_DATA_W = RF_DATA_W_REG;
assign RF_ADDR_W = RF_ADDR_W_REG;
                    assign RF_ADDR_R1 = RF_ADDR_R1_REG;
assign RF_ADDR_R2 = RF_ADDR_R2_REG;
                    assign RF_READ = RF_READ_REG;
assign RF_WRITE = RF_WRITE_REG
                    assign ALU_OP1 = ALU_OP1_REG;
assign ALU_OP2 = ALU_OP2_REG;
                    assign ALU_OPRN = ALU_OPRN_REG;
assign MEM_ADDR = MEM_ADDR_REG;
assign MEM_READ = MEM_READ_REG;
                    assign MEM_WRITE = MEM_WRITE_REG;
                    // Task l Finish
```

 Define a register for writing data to memory and connect MEM_DATA to this register

```
// Task 2: Define a register for write data to memory and connect DATA to this register similar to reg ['DATA INDEX_LIMIT:0] MEM_DATA_REG;
// For memory read operation DATA must be set to HighZ and for write operation DATA must be set to assign MEM_DATA = ((MEM_READ === 1'b0)&&(MEM_WRITE === 1'b1))? MEM_DATA_REG;('DATA_WIDTH{1'bz} );
// Task 2: Pinish
```

5. Add internal registers for program counter (PC), stack pointer (SP), and instruction register (INST)

```
// Task 3: Add internal registers (PC
reg [`ADDRESS_INDEX_LIMIT:0] PC_REG;
reg [`ADDRESS_INDEX_LIMIT:0] SP_REF;
reg [`DATA_INDEX_LIMIT:0] INST_REG;
// Task 3 Finish
```

6. Create registers to help parse each instruction

```
// Task 4: For parsing an instruction (as mentioned in the guidelines)
reg [5:0] opcode; // 4-bit opcode
reg [4:0] rs;
reg [4:0] rt;
reg [4:0] shamt;
reg [5:0] funct;
reg [5:0] immediate;
reg [5:0] address;
// Task 4 Finish
```

7. Calculate sign extended value of immediate, zero extended value of

```
1// Task 5: Need extra register to store
 // Sign extended value of immediate, zero
-// For J-type instruction it would be good
 reg ['DATA INDEX LIMIT:0] SIGN EXTENDED;
 reg ['DATA_INDEX_LIMIT:0] ZERO_EXTENDED;
reg ['DATA_INDEX_LIMIT:0] LUI;
 reg [ DATA INDEX LIMIT:01 JUMP ADDRESS:
```

8. Initialize the startup values of the internal registers PC and SP

```
// Task 6: Initialize startup values
initial begin
 PC_REG = 'h0001000;
SP REF = 'h3ffffff;
end
// Task 6 Finish
```

9. Whenever the state changes, transition to the next cycle and perform the operations responsible for that cycle.

```
// Always at the change of processor state
lalways @ (proc_state) begin // Whenever pro
```

10. **Instruction fetch**: set the memory address to program counter. Set memory control for read operation

```
// Task 7: `PROC FETCH : Set memory address to program counter, memory control for read operation.
// Task 7: PROC_FETCH: Set memory address to program counter, memory control for 
// Also set the register file control to hold ({r,w} to 00 or 11) operation 
if (proc_state === 'PROC_FETCH) begin 
MEM_ADDR_REG = PC_REG: // Set memory address to program counter 
MEM_READ_REG = 1'bl; // Set memory control for read operation: read = 1 
MEM_WRITE_REG = 1'blo: // Set memory control for read operation: write = 0
                  RF_READ_REG = 1'b0; // Set the register file control to hold ([r,w] to 00 or 11) operation: read = 0
RF_WRITE_REG = 1'b0; // Set the register file control to hold ([r,w] to 00 or 11) operation: write = 0
// Task 7 Finish
```

11. Instruction decode/Register Fetch:

Store the memory read data into INST REG. You may print the instructions. Parse the instructions. Calculate the extra values for sign and zero extended. Set the read address of the register file (addresses of R1 and R2) as rs and rt field. Set register file read.

13. **Write Back**: Before the three types are defined in WB, PC must be incremented, memory read and write should be 0, and register file read = 0 and write = 1.

```
// Task 14: Write back to RF or PC _REG is done here
if(proc_state === `PROC_WB) begin // For the Write Back stage:
        PC_REG = PC_REG + 1; // Increase PC_REG by 1 by default
       MEM_READ_REG = 1'b0; // Reset the memory read signal to
       MEM WRITE REG = 1'b0; // Reset the memory write signal to
        // Set RF writing address, data and control to write back
       RF_READ_REG = 1'b0; // RF Read = 0
        RF WRITE REG = 1'b1; // RF Write = 1
```

14. EXE, MEM, and WB states will be further elaborated in the upcoming topics.

IX. **R-Type Instruction Implementation**

The R-Type instructions are primarily arithmetic and logical (except jr) and involve the registers and ALU. The shift instructions sll and srl involve a shift amount and the ir instruction involves the program counter PC.

EXE: Capture the instructions that require additional components (shifts). Define them separate from the other instructions. All the instructions involve the ALU so pass in the two operand and their ALU function code (R[rs and R[rt] for all except shift and PC). For shift, OP1 = R[rs] and OP2 = shiftamount. Instruction jr is not involved.

Below are the definitions of the "R-Type" instructions

```
// ----- Below are the definitions of the "R-Type" instructions ----
// Capture instructions which need additional components and define them
6'h00 : begin // For opcode = 000000
if(funct === 6'h01 || funct === 6'h02| begin // For function codes 1 and 2 (shifts)
ALU_OP1_REG = RF_DATA_R1; // Pass in the data/number to shift to the ALU
ALU_OP2_REG = shamt: // Pass in the shift amount
dual ALU_OPNT_REG = funct; // Pass in the function's opn to the ALU
NOT_REG = MEM_CRATA // Task 8: Store the memory read data into INST_REG
= MEM_CRATA // Task 8: Store the memory read data into INST_REG
= MEM_CRATA // Task 8: Store the memory read data into INST_REG
prints 10: Under the Instruction (Code cogled directly from guidelines with inst changed to INST_REG)
(opcode, rg, tt, immediate) = INST_REG: // 1-type
(opcode, rg, tt, immediate) = INST_REG: // 1-type
(opcode, address) = INST_REG: // 3-type
// Task 10 Finish
// Task 10 Finish
// Task 11 Calculate and store sign extended value of immediate, rero extended value of immediate, LUI value for I-type instruct
// To extend the sign, take the last bit of the immediate located at index 15. Duplicate it 16 times and append it to immediate,
// Task 10 Finish
// Task 11 Finish
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            // PC = R[rs] (0x00 / 0x08) doesn't need any ALU operations. PC = R[rs] is done in WB stage
else begin // For all other operations, R[rd] = R[rs] {some operation (arithmetic or logical)} R[rt]
ALU_OPL_REG = RF_DATA_R2; // Pass in OPL
ALU_OPL_REG = RF_DATA_R2; // Pass in OPL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ALU_OPRN_REG = funct; // Pass in the function's opn to the ALU
```

MEM: Not involved

WB: Retrieve the ALU result and assign it to R[rs]. For jr, let PC = R[rs]

```
case (opcode)
// ----- R-Type WB ----
6'h00 : begin // For opcode 00
if (funct === 6'h08) // The pro
// Earlier, we defined: RF_ADD
PC_REG = RF_DATA_R1; // PC = 1
else begin // For the rest of
// Store ALU's result: R[rd] :
RF_ADDR_W_REG = rd; // Access
RF_DATA_W_REG = ALU_RESULT; //
end
```

X. I-Type Instruction Implementation

The R-Type instructions are a mix of arithmetic and logical instructions involving a register and an immediate value. Many instructions require the sign-extended, zero-extended, jump-address, and lui which we have precalculated. Store word and load word are involved in the memory stage unlike the rest of the instructions.

EXE: For addi, muli, andi, ori, and slti, pass in the two operands R[rs] and/or sign-extended/zero-extended (depending on the instruction) along with the corresponding ALU function code into the ALU. For beq and bne, OP1 = R[rs] and OP2 = R[rt] and do a subtraction in the ALU. For lw and sw, add R[rs] with sign-extended in ALU

```
// ---- Below are the definitions of the "I-Type" instructions ----
6'hO8: begin // R[rt] = R[rs] + SignExtImm
ALU_OPI_REG = RF_DATA_R1: // R[rs]
ALU_OPE_REG = SIGN_EXTENDED: // SignExtImm
ALU_OPE_REG = SIGN_EXTENDED: // SignExtImm
ALU_OPI_REG = RP_DATA_R1: // R[rs]
ALU_OPI_REG = RP_DATA_R1: // R[rs]
ALU_OPI_REG = RP_DATA_R1: // R[rs]
ALU_OPI_REG = SIGN_EXTENDED: // SignExtImm
ALU_OPI_REG = SIGN_EXTENDED: // SignExtImm
ALU_OPI_REG = RDATA_R1: // R[rs]
ALU_OPI_REG = RF_DATA_R1: // R[rs]
ALU_OPI_REG = RT_DATA_R1: // R[rs]
ALU_OPI_REG = RF_DATA_R1: // Res in R[rs]
ALU_OPI_REG = RF_DATA_R1: // R[rs]
ALU_OPI_REG = RF_DATA_R1: // R[rs]
ALU_OPI_REG = RADATA_R1: // Res in R[rs]
ALU_OPI_REG = RF_DATA_R1: // R[rs]
ALU_OPI_REG = RADATA_R1: // R[rs]
ALU_OPI_REG = RADATA_R1: // Res in R[rs]
ALU_OPI_REG = RADATA_R
```

MEM: For lw, read the data at address R[rs]+sign-extended calculated by ALU and store the value in the temporary memory register. For sw, Let the data in the memory index calculated by the ALU equal R[rt].

WB: Let R[rt] equal the ALU result for For addi, muli, andi, and ori. Let R[rt] = LUI (precalculated) value for lui instruction. For beq and bne, evaluate the zero flag. If zero flag is set for beq, add the jump-address to PC. If the zero flag in not set in bne, add jump-address to PC. For sw, transfer the data in the memory data

register into R[rt].

```
// ---- 1-Type WB ----

(**Mond, China : Deepin /* R[tt] = R[ts] x SignExtimm, x = (+, *)

RF_ANDR_PERS = AND_EXENTI* / Naccess address R[tt]

RF_ANDR_PERS = AND_EXENTI* / Store ALD's result at R[tt]

end

**R** ANDR_PERS = TI* / Naccess address R[tt]

RF_ANDR_PERS = AND_EXENTI* / Store ALD's result slit at R[ts]

end

**Not : begin / R[tr] = R[tr] / Store ALD's result slit at R[ts]

end

**Not : begin / R[tr] = R[tr] / Store ALD's result slit at R[ts]

end

**Not : begin / R[tr] = R[tr]

**Not : Begin / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr] / R[tr] = R[tr]

**Total : ANDR = R[tr
```

XI. J-Type Instruction Implementation

The J-Type instruction are 4: jmp, jal, push, and pop. The first two involve PC and the last two involve the stack and SP.

```
// ---- Below are the definitions of the "J-Type" instructions ----
// Some operation may not need ALU operation (like lui, jmp or jal)
6'hlb: begin // FUSH operation: M[$sp] = R[0], sp = sp - 1
// For 'push' operation, the RF ADDR_R1 needs to be set to 0
RF_ADDR_R1_REG = 0; // Register file address of the memory location to be read for RF_DATA_R1
```

EXE: For push and pop, pass in the value of SP and 1. Subtract for push, add for pop. **MEM:** For push, write to memory at index SP (M[SP]) the data at R[0]. Let SP equal the ALU result (SP = SP - 1). For pop, let SP equal ALU result (SP = SP + 1). Set memory access address to the new SP.

```
6'hlb: begin // PUSH instruction
MEM_RRITE_REG = l'bl: // Memory Write = 1
MEM_ADDR_REG = SP_REF: // Access memory address M[$sp]
MEM_DATA_REG = RE_DATA_RI; // --> M[$sp] = R[0]
SP_REF = ALU_RESULT; // $sp = $sp - 1
end
6'hlc: begin // POP instruction
MEM_READ_REG = l'bl: // Memory Read = 1
SP_REF = ALU_RESULT; // $sp = $sp + 1
MEM_ADDR_REG = SP_REF: // Access memory address M[$sp]. We will store data endcase
end
// Task l3 Finish
```

WB: For jmp, PC = jump-address. For jal, R[31] is the incremented PC and PC is then assigned the jump-address. For pop, write at register file R[0] the data stored at the

address pointed by the incremented SP at MEM state.

```
// ---- J-Type WB ----
6'h02 : begin // jmp
PC_REG = JUMP_ADDRESS; // PC = JumpAddress
end
6'h03 : begin // jal
// R[31] = PC + 1; PC = JumpAddress
RF_ADDR_W_REG = 31; // Set address to access R[31]
RF_DATA_W_REG = PC_REG; // Assign the current value of PC (PC + 1 to R[31]). R[31] = PC + 1
PC_REG = JUMP_ADDRESS; // PC = JumpAddress
end
// PUSH instruction (M[$sp] = R[0]; $sp = $sp - 1) was done in memeory and SP was decremented. Not inv
6'hlc: begin // POP instruction
// FOr 'pop' operation, the RF ADDR_R1 needs to be set to 0. Instead of RF ADDR_R1 = 0, we can set RF_RF_ADDR_W_REG = 0; // Set the address to access as 0. R[0]
RF_DATA_W_REG = MEM_DATA; // R[0] = M[$sp]
end
endcase
```

XII. System Testing

To test if your design works, handwrite design a short assembly program and convert it into hex following the format of CS 147DV. Store your program in a .dat file and load it in "da vinci tb" by changing the filename to your test file's filename in line 38. Also change the filename in line 51 to match the memory dump file to its load file's name and modify the address range to dump. Compare the dump file with the expected output of the designed program (the designer should know what the program does and which memory and register addresses are modified). If the output does not match, doublecheck your assembly program. Afterward, trace your EXE, MEM, or WB for that instruction and try to find and fix any errors.

Creating Test Programs

1. R-Type testing: Create a program testing all the R-Type instructions.

```
@0001000
08001002
                    // jmp 0X0001002;
// nop (this should be skipped.
0.001005
                   // jal 0X0001005;
// nop - should be skipped
00000000
                   // nop - shoud be skipped
// addi r[08], r[00], 0X0123;
99999999
21000123
6-000000
                    // push;
// addi r[08], r[00], 0X4567;
21004567
                   // push;
// addi r[08], r[00], 0X89ab;
6c000000
210089ab
60000000
2100cdef
                    // addi r[08], r[00], 0Xcdef;
6000000
70000000
20010000
                    // addi r[00], r[01], 0X0000;
70000000
```

2. I-Type testing: Create a program testing all the I-Type instructions.

```
20001000
// r[0] = xxxxxxxxx since it is not modified. Line
20210002
                // addi r[01], r[01], 0X0002;
74220005
                // muli r[01], r[02], 0X0005;
                // andi r[01], r[03], 0X0007;
30230007
3444000d
                // ori r[02], r[04], 0X000d;
3c050f01
                // lui r[05], 0X0f01;
                // slti r[02], r[06], 0X000c;
2846000c
10230001
                // beq r[01], r[03], 0X0001;
                                                 i
00000000
                // nop - This instruction should
14430001
                // bne r[02], r[03], 0X0001;
00000000
                // nop - This instruction should
ac220003
                // sw r[01], r[02], 0X0003;
8c270003
                // lw r[01], r[07], 0X0003;
```

3. J-Type testing: Create a program testing all the J-Type instructions.

```
20001000
                // jmp 0X0001002;
                // nop (this should be skipped.
00000000
0c001005
                 // jal 0X0001005;
99999999
                 // nop - should be skipped
00000000
                // nop - shoud be skipped
                // addi r[08], r[00], 0X0123;
21000123
6c000000
                // push;
21004567
                // addi r[08], r[00], 0X4567;
6c000000
                // push;
210089ab
                // addi r[08], r[00], 0X89ab;
6c000000
                // push;
2100cdef
                // addi r[08], r[00], 0Xcdef;
6c000000
                // push:
70000000
20010000
                 // addi r[00], r[01], 0X0000;
                // pop;
// addi r[00], r[02], 0X0000;
70000000
20020000
70000000
                // pop;
                // addi r[00], r[03], 0X0000;
20030000
70000000
                 // addi r[00], r[04], 0X0000;
20040000
```

Systemwide testing: Create a program
with a mix of all three instruction types.
 You may also use fibbonacci and RevFib
by Professor Kaushik Patra to test.

A test of the whole system:

"Fibonacci" system test:

```
a0001000
20420001 //
                    addi r[2], r[2], 0x0001;
                         r[0], 0x0100;
3C000100 //
                          r[1], r[0], 0x0000;
AC010000 //
20000001 // loop:
                    addi r[0], r[0], 0x0001;
AC020000 //
                          r[2], r[0], 0x0000;
                    SW
20430000 //
                    addi r[3], r[2], 0x0000;
00411020 //
                    add r[2], r[2], r[1];
20610000 //
                    addi r[1], r[3], 0x0000;
08001003 //
                    jmp loop;
```

"RevFib" system test:

```
<u>a</u>0001000
20210005 //
                    addi r[1], r[1], 0x5
20420003 //
                    addi r[2], r[2], 0x3
20200000 //
                    addi r[0], r[1], 0x0
6c000000 //
                    push
20400000 // loop : addi r[0], r[2], 0x0
6c000000 //
                    push
20430000 //
                    addi r[3], r[2], 0x0
                         r[2], r[1], r[2]
00221022 //
                    sub
                    addi r[1], r[3], 0x0
20610000 //
08001004 //
                    jmp loop
00000000 //
                    nop
00000000 //
                    nop
```

Evaluating Output

1. Compare your R-Type output in the memory dump file with your program's

```
expected values. // memory data
Solution to my R-Type instructions test: // instance=/D
// format=hex
xxxxxxxxx
```

Compare your I-Type output in the memory dump file with your program's expected values.

Solution to my R-Type instructions test:

```
// instance
// format=
xxxxxxx
00000002
0000000a
00000002
agagagae
0f010000
00000001
0000000a
00000000
00000000
00000000
00000000
00000000
00000000
00000000
9999999
```

Compare your J-Type output in the memory dump file with your program's expected values.

Solution to my R-Type instructions test:

```
Memory: // memory d
                           Registers:
                                         // memory (
            // instance
                                          // instance
            // format=h
                                          // format=
            00000000
                                         xxxxxxx
            00000000
                                         ffffcdef
            00000000
                                         ffff89ab
            00000000
                                         00004567
            00000000
                                         00000123
            00000000
                                         00000000
            00000000
                                         00000000
            00000000
                                         00000000
            00000000
                                         00000000
                                         00000000
            00000000
                                         99999999
            00000000
                                         00000000
            00000000
                                         00000000
            ffffcdef
                                         00000000
            ffff89ab
                                         00000000
            00004567
                                         00000000
            00000123
```

 Compare your Test_System output in the memory dump file with your program's expected values.

Solution to Test_System:

```
// memory
// instanc
// format=
fffffffe
20000000
ffffffff
f
3000000c
20000000
20000000
20000000
fffffffe
20000000
30000000
20000000
20000000
20000000
20000000
20000000
20000000
```

5. Solution for fibbonacci.dat

```
memory data file (do not edit the following line - required for
// instance=/DA_VINCI_TB/da_vinci_inst/memory_inst/sram_32x64m
// format=hex addressradix=h dataradix=h version=1.0 wordsperline=1 no
00000000
00000001
00000001
00000002
00000003
00000005
00000008
0000000d
00000015
00000022
00000037
00000059
00000090
000000e9
00000179
99999363
```

6. Solution for RevFib.dat

00000000

00000000

00000000

00000000

99999999

00000000

XIII. Conclusion

By completing this project, I have demonstrated how an ALU is designed, how computer memory is designed, how a register file is designed, how a state machine is designed, and how a control unit is designed. I have learned in depth how these components function individually and in unison with the help of the control unit. I have learned how a microprocessor works and how assembly language instructions are

implemented. Also, I have been familiarized with the Verilog language and have gained experience using the ModelSim application. In conclusion, I have learned how to create a behavioral model for CS 147DV in Verilog and virtually simulate a microprocessor.