

# Abenezer Wudenhe

 [awude001@ucr.edu](mailto:awude001@ucr.edu) |  <https://abe157.github.io/> |  [Google Scholar](#)

## EDUCATION

---

<b>University of California, Riverside (UCR)</b> <ul style="list-style-type: none"><li>• SMART Fellow</li><li>• Chancellor's Distinguished Fellow</li><li>• GAANN Fellow</li></ul>	PhD (Computer Science) September 2024
<b>University of Maryland, Baltimore County (UMBC)</b> <ul style="list-style-type: none"><li>• Meyerhoff Scholar</li><li>• NSA Scholar</li></ul>	BS (Computer Engineering) May 2018 ( <u>Cum Laude</u> )

## PROFESSIONAL EXPERIENCE

---

<b>Extreme Storage and Computer Architecture Lab (ESCAL)</b> <i>Graduate research assistant to Dr. Hung-Wei Tseng.</i>	<b>2018 Aug – Present</b>
---	---------------------------

### Accel-Bench: A Benchmark Suite toward the Future of Accelerator-Intensive Programming

- Designed and developed a benchmark suite optimization for accelerators.
- Integrate over 10 applications in fields including genomics, web mining, image processing.
- Integrate GPU simulator, Accel-Sim, for evaluation of micro architecture.

### Optimizing memory hierarchy for mixed precision computing

- Developed an GPGPU-sim extension to enable more accurate simulation of NVIDIA's half-precision computation and evaluation of the overhead.
- Accelerate the performance of GPU kernels with reasonable accuracy using CUDA.

### TPUPoint: Profiler and optimizer for TPU cloud

- Designed and developed an automatic profiling and optimization tool for Google's TPU-based.
- Achieved up to 1.12x speedup for programmer's optimizations using TensorFlow.

<b>Google Software Engineering Intern</b>	<b>June 2023 – Sep 2023</b>
---	-----------------------------

### *SWE Intern under Dr. Jaswanth Sreeram (XLA Compiler Team)*

- Developed Low Level Instruction analysis tool to identify performance gaps in compiler heuristics.
- Create visual analysis tool of compiler generated TPU & CPU instruction execution and Utilization.

<b>Google Software Engineering Intern</b>	<b>June 2022 – Sep 2022</b>
---	-----------------------------

### *SWE Intern under Dr. Ayub Gufran (Pixel gChip Team)*

- Developed System Verilog based tools for architects to utilize in debugging/analysis of SoCs files.
- Participated in Google Intern Mentorship Program during weeks 5 - 12.

<b>Intel OneAPI Graduate Student Software Internship</b>	<b>Oct 2021 – Feb 2022</b>
--	----------------------------

### *SWE Research Intern*

- Extend compiler infrastructure to produce Data Parallel C++ device code for CPU, GPU, and FPGA.
- Present Temporal to Spatial Programming (T2SP) at the 10th IWOCCL Conference.

## PUBLICATION

---

**A. Wudenhe, Hung-Wei Tseng.** "TPUPoint: Automatically Characterizing Hardware Accelerated Data Center Machine Learning Program Behavior". In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2021), 2021.

## TECHNICAL SKILLS

- 
- Experience programming in **C, C++, python, CUDA**, Bazel, Makefile, CMake, html, MPI, php, Arduino, OpenMP, Open MPI, TensorFlow, Skilearn, Javascript, NodeJS
  - Experience writing technical documents using LaTeX, BibTex, Word
  - Experience with Xilinx Design Tool, MATLAB, Cadence's Allegro Design Entry CIS, Atmel Studio