CSE331 – COMPUTER ORGANIZATION

HOMEWORK 3 REPORT

PART 1 - MULT32.V MODULE

First I have made an FSM model:

OUTPUTS

AP: add multiplicand to the left half of the product

SR: Shift right the product register by 1 bit


WRITE: Writes the result

INPUTS

Product0: The least significant bit of the product.

is_32: If the number of repetitions is 32 it inputs 1

CLR_: For resetting the process.




present-states inputs					next state)				outputs.				
						I						-	
52	5,	So	15.32	product 0	stort	nz	11	no	AP	SR	write	-	
0	0	0	-	-	0	0	0	0	0	0	0		
Ð	0	0	-	-	1	0	0	1	0	0	0		
0	0	ı		0		0	4	1	0	0	٥		
0	0	1		1		0	11	0	0	0	0		
0	ι	0				0	1	(f)	0				
0	1	1				1	0	0		(1)			
ı	0	0	0			0	0	(1))		1		
١	0	0	1			0	0	0					
						-		-	-	-		-	
-	write the equations:												

$$n_2 = S_2'S_1S_0$$

 $n_1 = S_2'(S_1 \otimes S_0)$
 $n_0 = S_2'S_1'(S_0'Start + S_0 \text{ product } 0') + S_0'(S_2'S' + S_2S_1'(i=-32'))$
 $AP = S_2'S_1S_0'$
 $BR = S_2'S_1S_0'$
 $Write = S_2S_1'S_0'(IS_32.(S_32)) = S_2S_1'S_0'$

PART 2 – ALU DESIGN

Here is the layout of my 1-bit ALU design:



this point detects the overflow (if there is one) and v-set cets the LSB of the result of subtraction for Set less than operation.

This ALU design is only used for the most significant bit. For the rest of the bits the overflow detection part is not used because there is no need.

And in order to decide whether b or b' is going to be given as input to the adder, I have used a basic algorithm.

Addition and multiplication have the opcodes 000 and 010 respectively. ALUOP[2] and ALUOP[0] must be 0 for the operation to require an addition (which takes the original b value) but for subtraction and set less than operations b' is needed to calculate the correct result. Using this logic, if the NOT of ALUOP[2] and ALUOP[0] is both zero, two's complement of b must be given to the ALU. This is why I have XOR'ed the NOT of the AND of these two opcodes.

TESTBENCHES

```
# Loading Work.mux2x1
add wave -position insertpoint \
sim:/alu 32bit testbench/a \
sim:/alu_32bit_testbench/alu_op
sim:/alu 32bit testbench/b \
sim:/alu 32bit testbench/final result
SUB = 001
  MULT = 010
  140, a = 0000000000000000000000000001101, b = 0000000000000000000000001100, alu op2 = 0 ,alu op1 = 1 ,alu op0
                                                 XOR = 011
  AND = 100
  = 180, a = 00000010000000000000000000001101, b = 001000100000000000000001100, alu_op2 = 1 ,alu_op1 = 0 ,alu_op0
# time = 200, a = 0000001000000000000000000000101, b = 0000001000000000000000001100, alu op2 = 1 ,alu op1 = 0 ,alu op0 = 1
VSIM 6>
```