

CSE331 – COMPUTER ORGANIZATION

HOMEWORK 3 REPORT

PART 1 – MULT32.V MODULE

First I have made an FSM model:

OUTPUTS

AP: add multiplicand to the left half of the product

SR: Shift right the product register by 1 bit

WRITE: Writes the result


INPUTS

Product0: The least significant bit of the product.

Is_32: If the number of repetitions is 32 it inputs 1

CLR_: For resetting the process.

FINAL STATE MACHINE



AP = Add multiplicand to the left half of the product.
 WRITE = writes the result.
 SR = Shift the product register by 1 bit to right
 is-32 = If the number of repetitions is 32 then is-32 is 1, otherwise 0.
 Product 0 = Least significant bit of the product
 CLR- = To clear the FSM.
 INPUTS: CLR-, is-32, Product 0
 OUTPUTS: AP, SR, WRITE.
 3 bits for the states (5 states)

present states			inputs			next states			outputs		
s_2	s_1	s_0	is32	product 0	start	n_2	n_1	n_0	AP	SR	write
0	0	0	-	-	0	0	0	0	0	0	0
0	0	0	-	-	1	0	0	1	0	0	0
0	0	1		0		0	1	1	0	0	0
0	0	1		1		0	1	0	0	0	0
0	1	0				0	1	1	1		
0	1	1				1	0	0		1	
1	0	0	0			0	0	1			1
1	0	0	1			0	0	0			1

write the equations:-

$$n_2 = s_2' s_1 s_0$$

$$n_1 = s_2' (s_1 \oplus s_0)$$

$$n_0 = s_2' s_1' (s_0' \text{start} + s_0 \text{product } 0') + s_0' (s_2' s_1' + s_2 s_1' (is_{-}32'))$$

$$AP = s_2' s_1 s_0'$$


$$SR = s_2' s_1 s_0$$

$$\text{write} = s_2 s_1' s_0' (is_{-}32 \cdot (s_{-}32')) \Rightarrow s_2 s_1' s_0'$$

FSM - 2

PART 2 – ALU DESIGN

Here is the layout of my 1-bit ALU design:



this part detects the overflow (if there is one) and v-set sets the LSB of the result of subtraction for Set less than operation.

And in order to decide whether b or b' is going to be given as input to the adder, I have used a basic algorithm.

TESTBENCHES

```
# Loading work.mux2x1
add wave -position insertpoint \
sim:/alu_32bit_testbench/a \
sim:/alu_32bit_testbench/alu_op \
sim:/alu_32bit_testbench/b \
sim:/alu_32bit_testbench/final_result
VSIM 5> step -current
# time = 0, a = 000000000000000000000000000000001101, b = 000000000000000000000000000000001100, alu_op2 = 0 ,alu_op1 = 0 ,alu_op0 = 0 ,result = 0000000000000000000000000000000011001 ADD = 000
# time = 20, a = 100000000000000000000000000000001101, b = 100000000000000000000000000000000000, alu_op2 = 0 ,alu_op1 = 0 ,alu_op0 = 0 ,result = 000000000000000000000000000000001101
# time = 40, a = 000000000000000000000000000000001101, b = 000000000000000000000000000000001100, alu_op2 = 0 ,alu_op1 = 0 ,alu_op0 = 1 ,result = 00000000000000000000000000000000000 SUB = 001
# time = 60, a = 000000000000000000000000000000000000, b = 000000000000000000000000000000001100, alu_op2 = 0 ,alu_op1 = 0 ,alu_op0 = 1 ,result = 111111111111111111111111111110100
# time = 80, a = 111100000000000000000000000000000000, b = 111100000000000000000000000000001100, alu_op2 = 0 ,alu_op1 = 0 ,alu_op0 = 1 ,result = 111111111111111111111111111110100
# time = 100, a = 000000000000000000000000000000001101, b = 00000000000000000000000000000000111, alu_op2 = 0 ,alu_op1 = 1 ,alu_op0 = 0 ,result = 00000000000000000000000000000010100 MULT = 010
# time = 120, a = 100000000000000000000000000000001101, b = 100000000000000000000000000000001111, alu_op2 = 0 ,alu_op1 = 1 ,alu_op0 = 0 ,result = 0000000000000000000000000000000011100
# time = 140, a = 000000000000000000000000000000001101, b = 000000000000000000000000000000001100, alu_op2 = 0 ,alu_op1 = 1 ,alu_op0 = 1 ,result = 00000000000000000000000000000000001 XOR = 011
# time = 160, a = 000000100000000000000000000000001101, b = 000000100000000000000000000000001100, alu_op2 = 1 ,alu_op1 = 0 ,alu_op0 = 0 ,result = 000000100000000000000000000000001100 AND = 100
# time = 180, a = 000000100000000000000000000000001101, b = 001000100000000000000000000000001100, alu_op2 = 1 ,alu_op1 = 0 ,alu_op0 = 0 ,result = 000000100000000000000000000000001100
# time = 200, a = 000000100000000000000000000000001101, b = 000000100000000000000000000000001100, alu_op2 = 1 ,alu_op1 = 0 ,alu_op0 = 1 ,result = 000000100000000000000000000000001101 OR = 101
# time = 220, a = 000000000000000000000000000000001100, b = 000000000000000000000000000000001100, alu_op2 = 1 ,alu_op1 = 1 ,alu_op0 = 0 ,result = 00000000000000000000000000000000000
# time = 240, a = 000000000000000000000000000000000000, b = 000000000000000000000000000000001100, alu_op2 = 1 ,alu_op1 = 1 ,alu_op0 = 0 ,result = 00000000000000000000000000000000001 SLT = 110
# time = 260, a = 111100000000000000000000000000000000, b = 111100000000000000000000000000001111, alu_op2 = 1 ,alu_op1 = 1 ,alu_op0 = 0 ,result = 00000000000000000000000000000000001
# time = 280, a = 000000100000000000000000000000001101, b = 000000100000000000000000000000001100, alu_op2 = 1 ,alu_op1 = 1 ,alu_op0 = 1 ,result = 11111101111111111111111111111110101 NOR = 111
VSIM 6>
```