CprE 381, Computer Organization and Assembly-Level Programming

Lab 2 Report

|--|


Submit a typeset pdf version of this on Canvas by the due date. Refer to the highlighted language in the lab document for the context of the following questions.

[Part 2 (a)] Draw the interface description (i.e., the "symbol" or high-level blackbox) for the MIPS register file. Which ports do you think are necessary, and how wide (in bits) do they need to be?

I think the register address needs to be 5 bits wide, that the data input should be 32 bits, the output should be 32 bits, the read vs write and rst should both be 1 bit. The clock is also neccesary and should be 1 bit. I think the design is asynchronous because it happens sequentially.

[Part 2 (b)] Create an N-bit register using this flip-flop as your basis. See RegFil/reg.vhd

[Part 2 (c)] Waveform.



[Part 2 (d)] What type of decoder would be required by the MIPS register file and why?

In order to control the mips register file you would need a 5 to 32 bit decoder. This is because the decoder would be used to control the write enable pins on all of the registers, and there would need to be 5 bits in order to specify 32 possible locations.


Part 2 (e) Waveform.

| Wave-behalf
| Wave-behalf
| Wave-behalf
| Stacked Septial
| Date Outputs |


[Part 2 (f)] In your write-up, describe and defend the design you intend on implementing for the next part. I plan to make a 32bit 32:1 multiplexer via a structural approach. I think this is the best idea as it provides the most intuition for how it will physically work, and I also don't know how to do anything else. [Part 2 (g)] Waveform.

X	Wave - Default							
•	\$ 1 →	Msgs						
	Standard Inputs							
		32'd4210722952	286331153					
	 → /tb_32_mux/S01	32'd2863311530	2863311530					
	 → /tb_32_mux/S02	32'd2863311530	2863311530					
	 → /tb_32_mux/S03	32'd2863311530	2863311530					
	II → /tb_32_mux/S04	32'd4210722952	286331153					
	II	32'd2863311530	2863311530					
	 → /tb_32_mux/S06	32'd2863311530	2863311530					
	 → /tb_32_mux/S07	32'd2863311530	2863311530					
	II - /tb_32_mux/S08	32'd2863311530	2863311530					
	II - /tb_32_mux/S09	32'd2863311530	2863311530					
	 → /tb_32_mux/S0A	32'd2863311530	2863311530					
	 → /tb_32_mux/S0B	32'd2863311530	2863311530					
	 → /tb_32_mux/S0C	32'd2863311530	2863311530					
	 → /tb_32_mux/S0D	32'd2863311530	2863311530					
	- → /tb_32_mux/S0E	32'd2863311530	2863311530					
		32'd2863311530	2863311530					
	∓ - /tb_32_mux/S10	32'd48059	48059					
	II - ◇ /tb_32_mux/S11	32'd48059	48059					
Ţ	<u>+</u> -♦ /tb_32_mux/S12	32'd48059	48059					
	 → /tb_32_mux/S13	32'd4210722952	286331153					
	 → /tb_32_mux/S14	32'd48059	48059					
x	<u>+</u> -♦ /tb_32_mux/S15	32'd48059	48059					
	 → /tb_32_mux/S16	32'd48059	48059					
	# /tb_32_mux/S17	32'd48059	48059					
	+	32'd48059	48059					
	# /tb_32_mux/S19	32'd48059	48059					
	+ /tb_32_mux/S1A	32'd48059	48059					
	+ /tb_32_mux/S1B	32'd48059	48059					
	+	32'd48059	48059					
	+	32'd48059	48059					
	# /tb_32_mux/S1E	32'd48059 32'd48059	48059					
	II → /tb_32_mux/S1F II → /tb_32_mux/SEL	5'd19	48059	V 10		11	V 12	
		32'd4210722952	2863311530	10	311530	11	(12	311530
		3244210722932	2003311530	, 2003	11530		, 2003:	311550
	+	32'd4210722952	2863311530	28635	311530		28633	311530
	— Internal Signals —		2000011000	2005	,11550		, 2000.	711000
	<u>+</u> → /tb_32_mux/DUT0/i	32'hFAFA8888	11111111					
	II → /tb_32_mux/DUT0/i	32'hAAAAAAAA	AAAAAAA					
	<u>+</u> → /tb_32_mux/DUT0/i	32'hAAAAAAAA	AAAAAAA					
	<u>+</u>	32'hAAAAAAAA	AAAAAAA					
	∆ € € Now	3500 ns	300	1 1 1				1 1 1
	6 ≠ € Cursor 1	0 ns) ns		350 ns		400) ns


	Wave - Default =====				= 1111111			
Ш	\$ 1 →	Msgs						
	Standard Inputs							
	+	32'd4210722952						
	+	32'd2863311530						
	+	32'd2863311530						
	+	32'd2863311530						
	+	32'd4210722952						
	+> /tb_32_mux/S05	32'd2863311530						
	+	32'd2863311530						
	+- /tb_32_mux/S07	32'd2863311530						
		32'd2863311530						
	+> /tb_32_mux/S09	32'd2863311530						
	+	32'd2863311530						
	+> /tb_32_mux/S0B	32'd2863311530						
	+	32'd2863311530						
	+> /tb_32_mux/S0D	32'd2863311530						
	+	32'd2863311530						
	+> /tb_32_mux/S0F	32'd2863311530						
	+	32'd48059						
	 → /tb_32_mux/S11	32'd48059						
	+> /tb_32_mux/S12	32'd48059						
	+	32'd4210722952						
	+-→ /tb_32_mux/S14	32'd48059						
	+> /tb_32_mux/S15	32'd48059						
	 → /tb_32_mux/S16	32'd48059						
	<u>+</u> -♦ /tb_32_mux/S17	32'd48059					9	
	± - /tb_32_mux/S18	32'd48059						
	≖ - /tb_32_mux/S19	32'd48059						
	<u>+</u> - /tb_32_mux/S1A	32'd48059						
	→ /tb_32_mux/S1B	32'd48059						
	± -<>> /tb_32_mux/S1C	32'd48059						
	<u>+</u> -♦ /tb_32_mux/S1D	32'd48059						
	<u>+</u> -♦ /tb_32_mux/S1E	32'd48059						
		32'd48059					1	
	+ /tb_32_mux/SEL	5'd19	13	14		15	16	
	 → /tb_32_mux/O	32'd4210722952		28633	11530		48059)
	— Data Outputs ———	San and a service of the service of						
	∓◇ /tb_32_mux/O	32'd4210722952		28633	11530		48059)
	Internal Signals	A						
	 → /tb_32_mux/DUT0/i	32'hFAFA8888						
	II → /tb_32_mux/DUT0/i	32'hAAAAAAAA						
	II → /tb_32_mux/DUT0/i	32'hAAAAAAAA						
	# /tb_32_mux/DUT0/i	32'hAAAAAAAA						
	△ ■ Now	3500 ns		450 ns	r r l	500	ns	
	⊖ Cursor 1	0 ns		150 115		300	7 113	




[Part 2 (h)] Draw a (simplified) schematic (i.e., components within the high-level blackbox) for the MIPS register file, using the same top-level interface ports as in your solution describe above and using only the register, decoder, and mux VHDL components you have created.




Msgs /tb_reg_file/A
/tb_reg_file/Dest
/tb_reg_file/writeEn
/tb_reg_file/Rd0
/tb_reg_file/Rd1 15 13 4 31 0 4 (2 31 0 0 0 1 χo 1 32'd5 0 (2 X (15 X 13 2 32'd2 2 □ x Х /tb_reg_file/CLK Part 3 (b)] Draw a symbol for this MIPS-like datapath.



[Part 3 (c)] Draw a schematic of the simplified MIPS processor datapath consisting only of the component described in part (a) and the register file from problem (1).



[Part 3 (d)] Include in your report waveform screenshots that demonstrate your properly functioning design. Annotate what the final register file state should be.



The final value should be -35 + 7 which is -28, which is observed in the bottom right of the output graph.

Data width: How many bits does a register store?

Addr_width: How many bits can we use to address registers?


clk: The clock signal is used to clock the registers and instruct them to move to the next position. Clock is a standard input in most processes that deal with memory.


addr: The addr port dictates what address we wish to talk to. Similar to the reg file it will dictate where we store or retrieve data to.

data: If we are trying to write data to the memory, this is the data we are passing in.

we: This is a write enable pin. If we wish to write to a register, it must be enabled. Versus if we want to read from a register but not write it will not be enabled.

q: This is the data output of the memory. 1 clock cycle after setting an addr, this port should read the contents of that address.





[Part 5 (a)] What are the MIPS instructions that require some value to be sign extended? What are the MIPS instructions that require some value to be zero extended?

What instructions require some value to be sign extended?

addi

slti

lb-8bit

lh-16bit

What instructions need to be zero extended?

addiu

sltiu

lbu

lhu

[Part 5 (b)] what are the different 16-bit to 32-bit "extender" components that would be required by a MIPS processor implementation?

What are the different extender components that would be


required by a MIPS processor?

You would need an extender that can either sign or zero extend,

and you would need a version that could do so for either 8

or 16 bit inputs.

[Part 5 (d)] Waveform.



[Part 6 (a)] what control signals will need to be added to the simple processor from part 2? How do these control signals correspond to the ports on the mem.vhd component analyzed in part 3?

In addition to the control signals last time (write on registers, alusrc, naddsub, rst), we will also need write on memory, use memory or alu, signed or unsigned, and divide by 4 control bits.

The write on memory bit is used to control the write enable pin on the memory.

[Part 6 (b)] Draw a schematic of a simplified MIPS processor consisting only of the base components used in part 2, the extender component described in part 4, and the data memory from part 3.

