Abraham Gonzalez

https://abejgonzalez.github.io | abe.gonzalez@berkeley.edu

Education

University of California, Berkeley

Expected July 2025

Ph.D. in Electrical Engineering and Computer Science, advised by Krste Asanović, GPA: 3.96/4.0 Dissertation Title: "End-to-end Heterogeneous System Design for Hyperscale Big Data Processing"

The University of Texas at Austin

August 2014 - May 2018

B.S. in Electrical and Computer Engineering, GPA: 3.98/4.0

Job Experience

Graduate Student Researcher

August 2018 - Present

University of California, Berkeley — Berkeley, CA

- Ph.D. candidate researching hyperscale architectures, accelerator scheduling, and hardware design methodologies.
- Member of ADEPT and SLICE lab advised by Professor Emeritus Krste Asanović.
- Co-lead of the Hyperscale SoC project focused on hardware/software co-design for warehouse-scale computing.
- Co-lead and main developer of the widely used Chipyard SoC framework.
- Co-lead and main developer of the widely used and award winning FireSim FPGA-accelerated simulation platform.
- Developer of BOOM, the first open-source Linux-booting RISC-V out-of-order core.
- Published research and tape-outs at top conferences including ISCA, DAC, IEEE MICRO, and ESSCIRC.
- Lead organizer for 10+ tutorials and workshops with over 200+ unique attendees at top conferences.

Student Researcher Intern

June 2021 - July 2024

Google — Sunnyvale, CA

- Student researcher working with Engineering Fellow/VP Parthasarathy Ranganathan.
- Collaborated with the SystemsResearch@Google (SRG) and Systems Infrastructure Performance teams.
- Researched data processing and remote procedure call (RPC) optimizations as part of the Hyperscale SoC project.
- Published research on hyperscale data processing characterization at ISCA '23.
- Open-sourced HyperRPCbench, a novel representative RPC benchmark suite, with the Fleetbench team.

Silicon Engineering Group Intern

June 2020 - August 2020

Apple — Cupertino, CA

- Engineering intern working under Si-En Chang.
- Developed computer architecture tooling for CPU verification.

Scalable Performance CPU Development Group Intern

May 2018 - August 2018

Intel — Austin, TX

- Worked on debugging tools for microcontroller integration team with senior engineers.
- Helped setup infrastructure between firmware team and microcontroller integration team to speed up work.

Office Shared Graphics Explore Intern

May 2016 - August 2016

Microsoft — Redmond, WA

- Developed the proof-of-concept "Sketchy Lines" feature in the Office suite using C++ with senior engineers.
- Investigated new feature sets with other program managers and customers.
- Created a synchronized network of Arduino microcontrollers using HTTP requests for OneWeek hackathon.

UIM Driver Intern

May 2015 - August 2015

Qualcomm — San Diego, CA

- Designed a software framework for smartcard (UIM) interaction in C++/CLI and C++ with senior engineers.
- Integrated designed framework into a .NET application managing smartcards via CCID by utilizing APDU transmission/logging; file system viewing; file data parsing/manipulation; and smartcard reader management.
- Created gesture controlled car with Particle Core for Hack-Mobile hackathon.

Graduate Research Experience

Hyperscale SoC Project

University of California, Berkeley — Berkeley, CA

- Co-lead of the project focused on big data processing platforms and accelerator scheduling.
- Combines the use of Chipyard and FireSim, to explore new hardware/software co-design opportunities for big data processing platforms.
- Characterized three big data processing platforms running live-traffic at Google using SQL and MapReduce and published the work at ISCA '23.
- Collaborated with the Fleetbench benchmarking team to open-source HyperRPCbench, a novel representative RPC benchmark suite.
- Built and correlated Python and C++ models for accelerator runtimes against x86 proof-of-concepts and Chipyard-based RTL running custom and HyperRPCBench payloads.

Chipyard Agile RISC-V Hardware SoC Design Framework

April 2019 - Present

University of California, Berkeley — Berkeley, CA

- Co-lead and main developer.
- Added the initial CI/CD flow including torture and distributed testing.
- Worked on the initial build system and overall repository structure.
- Added support for multiple IPs including BOOM, SiFive blocks, Ariane (CVA6), NVDLA, and more.
- Integrated the initial tape-out bring-up tether widget, FPGA bring-up flow, and software utilities.
- Used in over 20 tape-outs at over 4 academic institutions (such as Stanford and Technical University of Dresden).
- Cited by over 350 papers and used for a variety of works spanning computer architecture, AI, programming languages, systems, and more.
- Over 650 unique forks and 1.8K stars with 100s of unique visitors per day on GitHub.

FireSim FPGA-Accelerated Hardware Simulation Platform

August 2018 - Present

University of California, Berkeley — Berkeley, CA

- Co-lead and main developer.
- Added FPGA-accelerated co-simulation with Dromajo, enabling catching bugs billions of cycles into simulation.
- Re-architected the command-line interface and Python machine manager to support configurable custom clusters.
- Enabled larger simulations through supporting local FPGAs such as U250/U280/U200 Xilinx UltraScale+ FPGAs
- Expanded the initial CI/CD flow to include FPGA bitstream builds and simulations across local and cloud FPGAs. • Used (not only cited) in over 60 peer-reviewed publications from first authors at over 20 companies and academic
- Used as a standard host platform for DARPA and IARPA programs, including in DARPA's first ever bug bounty program (FETT) to host novel security-augmented hardware designs on the internet for attack by 100s of white-
- hat hackers across the globe. • Over 200 unique forks and 900 stars with 100s of unique clones per day on GitHub.

BEAGLE: Heterogeneous Multi-Core Multi-Accelerator Tape-out in Intel 22FFL

April 2019 - September 2021

University of California, Berkeley — Berkeley, CA

- Led tape-out and testing of first of it's kind heterogeneous multi-core multi-accelerator test chip using Chipyard.
- Coordinated interaction between UC Berkeley and Intel during physical design process.
- Streamlined Chipyard vendor IP integration and open-sourced newly created bringup collateral.
- Completed pre-silicon testing of large-scale simulations with FireSim, and automated Chipyard regressions.
- Published working test chip at ESSCIRC '21.
- SoC Components: In-order Rocket core with a Gemmini systolic array accelerator, out-of-order BOOM core with a Hwacha vector accelerator and runtime configurable non-speculative mode, shared L2, independent clock domains, and multiple IOs (GPIO, SPI, I2C, UART, SerDes).

BOOM: The Berkeley Out-of-Order Machine

August 2018 - April 2021

University of California, Berkeley — Berkeley, CA

- Added the initial CI/CD flow including torture and distributed testing.
- Modified the RTL to support instantiation with other core IPs.
- Open-sourced and replicated Spectre speculative attacks on the core.

April 2019 - Present

Skills

Programming Languages —

- Highly Proficient:
 - Traditional: Scala, C, C++, Python, RISC-V Assembly, Bash, C++/CLI
 - Hardware Description/Construction Languages (HDL/HCLs): Chisel, SystemVerilog, Verilog
 - Scripting and build systems: Make, CMake, Bazel, TCL
 - Machine Learning: TensorFlow, PyTorch
 - Other: SQL
- Proficient:
 - Traditional: ARM Assembly, LC-3 Assembly, Android Java, C#
 - Hardware Description/Construction Languages (HDL/HCLs): VHDL

Tooling — Tiva Launchpad, Arduino, SparkFun, Particle Core microcontrollers

Embedded Systems — Tiva Launchpad, Arduino, SparkFun, Particle Core microcontrollers

Electrical Equipment — Soldering, oscilloscopes, logic analyzers, multimeters

Other — Git, MapReduce, AWS, Google Cloud, Xilinx Virtex/UltraScale+ FPGAs, Cadence EDA tooling

Conference, Journal, Workshop, and Technical Report Publications

Summary ($\underline{\text{underline}} = \text{first author or equal contribution}$)

ISCA '24, <u>ISCA '23</u>, <u>ESSCIRC '21</u>, ISPASS '21, <u>DAC '20 (invited)</u>, <u>IEEE Micro 2020.4</u>, CARRV '20, UC Berkeley Technical Report '20, <u>CARRV '19</u>

FireAxe: Partitioned FPGA-Accelerated Simulation of Large-Scale RTL Designs

ISCA '24

Joonho Whangbo, Edwin Lim, Chengyi Lux Zhang, Kevin Anderson, <u>Abraham Gonzalez</u>, Raghav Gupta, Nivedha Krishnakumar, Sagar Karandikar, Borivoje Nikolić, Yakun Sophia Shao, Krste Asanović, "FireAxe: Partitioned FPGA-Accelerated Simulation of Large-Scale RTL Designs", 2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA), Buenos Aires, Argentina, June 2024.

Received all available artifact badges: Artifacts Available, Artifacts Evaluated: Functional, and Results Reproduced

Profiling Hyperscale Big Data Processing

ISCA '23

Abraham Gonzalez, Aasheesh Kolli, Samira Khan, Sihang Liu, Vidushi Dadu, Sagar Karandikar, Jichuan Chang, Krste Asanović, Parthasarathy Ranganathan, "Profiling Hyperscale Big Data Processing", 2023 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA), Orlando, FL, USA, June 2023.

Received all available artifact badges: Artifacts Available, Artifacts Evaluated: Functional, and Results Reproduced

A 16mm² 106.1 GOPS/W Heterogeneous RISC-V Multi-Core Multi-Accelerator SoC in Low-Power 22nm FinFET ESSCIRC '21

Abraham Gonzalez, Jerry Zhao, Ben Korpan, Hasan Genc, Colin Schmidt, John Wright, Ayan Biswas, Alon Amid, Farhana Sheikh, Anton Sorokin, Sirisha Kale, Mani Yalamanchi, Ramya Yarlagadda, Mark Flannigan, Larry Abramowitz, Elad Alon, Yakun Sophia Shao, Krste Asanović, and Bora Nikolić, "A 16mm² 106.1 GOPS/W Heterogeneous RISC-V Multi-Core Multi-Accelerator SoC in Low-Power 22nm FinFET", In proceedings of 2021 IEEE European Solid State Circuits Conference (ESSCIRC 2021), Virtual Event, September 2021.

COBRA: A Framework for Evaluating Compositions of Hardware Branch Predictors ISPASS '21

Jerry Zhao, <u>Abraham Gonzalez</u>, Alon Amid, Sagar Karandikar, and Krste Asanović, "COBRA: A Framework for Evaluating Compositions of Hardware Branch Predictors", *In proceedings of 2021 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2021)*, Virtual Event, March 2021.

Invited: Chipyard - An Integrated SoC Research and Implementation Environment DAC '20 (invited)

Alon Amid, David Biancolin, <u>Abraham Gonzalez</u>, Daniel Grubb, Sagar Karandikar, Harrison Liew, Albert Magyar, Howard Mao, Albert Ou, Nathan Pemberton, Paul Rigge, Colin Schmidt, John Wright, Jerry Zhao, Yakun Sophia Shao, Krste Asanović, and Bora Nikolić, "Invited: Chipyard - An Integrated SoC Research and Implementation Environment", *In proceedings of 57th ACM/IEEE Design Automation Conference (DAC 2020)*, San Francisco, CA, USA, July 2020.

Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs

IEEE Micro 2020.4

Alon Amid, David Biancolin, <u>Abraham Gonzalez</u>, Daniel Grubb, Sagar Karandikar, Harrison Liew, Albert Magyar, Howard Mao, Albert Ou, Nathan Pemberton, Paul Rigge, Colin Schmidt, John Wright, Jerry Zhao, Yakun Sophia Shao, Krste Asanović, and Bora Nikolić, "Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs", *IEEE Micro*, vol. 40, no. 4, pp. 10-21, (Special Issue on Agile and Open-Source Hardware), July-August 2020.

SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine

CARRV '20

Jerry Zhao, Ben Korpan, <u>Abraham Gonzalez</u>, and Krste Asanović, "SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine", 4th Workshop on Computer Architecture Research with RISC-V (CARRV 2020), Virtual Event, May 2020.

A Chipyard Comparison of NVDLA and Gemmini

UC Berkeley Technical Report '20

<u>Abraham Gonzalez</u>, and Charles Hong, "A Chipyard Comparison of NVDLA and Gemmini", *EECS Department*, University of California, Berkeley, May 2020.

Replicating and Mitigating Spectre Attacks on an Open Source RISC-V Microarchitecture CARRV '19

<u>Abraham Gonzalez</u>, Ben Korpan, Jerry Zhao, Ed Younis, and Krste Asanović, "Replicating and Mitigating Spectre Attacks on an Open Source RISC-V Microarchitecture", 3rd Workshop on Computer Architecture Research with RISC-V (CARRV 2019), Phoenix, AZ, USA, June 2019.

Selected External Presentations

 ${\bf End\text{-}to\text{-}end\ Heterogeneous\ System\ Design\ for\ Hyperscale\ Big\ Data\ Processing}$

April 2025

Google — Sunnyvale, CA

End-to-end Heterogeneous System Design for Hyperscale Big Data Processing

April 2025

Apple — Cupertino, CA

Chipyard: An Open-Source RISC-V SoC Design Framework

April 2023

Latch-Up Conference — Santa Barbara, CA

FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility March 2023

Apple — Cupertino, CA

A $16 \mathrm{mm}^2$ $106.1~\mathrm{GOPS/W}$ Heterogeneous RISC-V Multi-Core Multi-Accelerator SoC in

Low-Power 22nm FinFET

September 2021

 ${\tt ESSCIRC-Virtual}$

Chipyard: Integrated SoC Design, Simulation, Implementation Environment

July 2020

 ${\it Apple-Virtual}$

End-to-End Architecture Exploration with RISC-V SoC Generators, FPGA-Accelerated

Simulation and Agile Test Chips

December 2019

RISC-V Summit — San Jose, CA

$\label{thm:continuity:continuity:equation:c$

Processor Latch-Up Conference — Portland, OR May 2019

Enhancing an Out-of-Order Processor Simulator for Cloud Applications Capstone Presentation at The University of Texas at Austin — Austin, TX $\mathrm{May}\ 2018$

A Machine Learning Approach to Modeling Electroplating Process Variations in

IC Redistribution Layers

November 2017

SHPE National Conference — Kansas City, MO

Tutorials and Workshops Organized

Full-day Hands-on Tutorials on FireSim and Chipyard

MICRO '24, ISCA/ASPLOS/HPCA '23, ISCA/MICRO/ASPLOS '22, ISCA/MICRO '21, MICRO '19

Lead organizer presenting a series of full-day, hands-on tutorials on the Chipyard SoC framework and the FireSim FPGA-accelerated simulation platform at ten recent conferences, supported by the NSF-CCRI program, AWS, and Xilinx. Over 200 unique attendees were provided free AWS EC2 instances to customize RTL and boot large-scale simulations (e.g., booting Linux, running ML workloads, etc.) using Chipyard, FireSim, and cloud FPGAs.

First FireSim/Chipyard User and Developer Workshop

Organizer of a full-day workshop consisting of 10 presentations from external users of the Chipyard SoC framework and the FireSim FPGA-accelerated simulation platform, and discussion of continued development and governance of the tooling.

Undergraduate Research Experience

Enhancing an Out-of-Order Processor Simulator for Cloud Applications

January 2018 - May 2018

The University of Texas at Austin — Austin, TX

- Undergraduate researcher working under Professor Mattan Erez for the UT Austin capstone design course.
- Designed and developed new software data-structures for emulating simultaneous multithreading on ZSim.
- Built hardware scheduling policies ensuring quality of service for latency critical tasks in an out-of-order pipeline.
- Presented a poster of final results at The University of Texas Electrical Engineering Spring Open House.

Microsystems Technology Lab Intern

June 2017 - August 2017

Massachusetts Institute of Technology — Cambridge, MA

- Selected as one of 37 MIT Summer Research Program (MSRP) participants.
- Researched variations in electroplating growth in redistribution layers under Professor Duane Boning.
- Designed various neural networks and machine learning models for electroplating growth using Tensorflow.
- Awarded 2nd best research poster at the SHPE National Conference '17 for research presented.

Printing Electronics Research Assistant

January 2017 - June 2017

The University of Texas at Austin — Austin, TX

- Researched and fabricated printed antennas under the supervision of Professor Ray Chen.
- Printed and tested fixed phase array antennas on Kapton with various nano-particle inks.

QCA Research Assistant

May 2015 - August 2016

The University of Texas at Austin — Austin, TX

- Researched and designed quantum cellular automata (QCA) circuitry with Professor Earl Swartzlander.
- Optimized QCA implementations of the carry-lookahead and conditional sum adders through QCA Designer.

Electronic Cooling Research Lab Assistant

June 2012

Villanova University — Villanova, PA

- Participated in constructing and remodeling a cooling test mechanism under Professor Alfonso Ortega.
- Collaborated with Ph.D. and masters students on techniques to cool spherical devices within a wind tunnel.

Teaching Experience

Teaching Assistant Spring 2023

CS152/252A: Computer Architecture and Engineering — University of California, Berkeley

• Taught one discussion section per week in addition to developing new homework, tests, and labs.

Head Teaching Assistant

Spring 2021

EE290-2: Hardware for Machine Learning — University of California, Berkeley

• Taught one discussion section per week in addition to developing new homework, tests, and labs.

Teaching Assistant

Spring 2018

EE460N/382N.1: Computer Architecture — The University of Texas at Austin

• Taught two discussion sections per week in addition to developing new homework, tests, and labs.

Professional Leadership and Extracurriculars

Member — Latinx Association of Graduate Students in Engineering and Science Fall 2018 - Present Member — Diversifying Future Leadership in the Professoriate (FLIP) Alliance Fall 2018 - Present Vice President — Eta Kappa Nu Electrical Engineering Honor Society Fall 2017 - Spring 2018 Corresponding Secretary — Eta Kappa Nu Electrical Engineering Honor Society Summer 2017 - Fall 2017 Member — Eta Kappa Nu Electrical Engineering Honor Society Spring 2016 - Present Member — Institute of Electrical and Electronic Engineers Fall 2014 - Present Fall 2014 - Present Member — Society of Hispanic Professional Engineers (SHPE) **Pi Tutor** — Equal Opportunity in Engineering (EOE) Fall 2015, Fall 2017 Academic Director — Society of Hispanic Professional Engineers Summer 2016 - Summer 2017

Honors, Awards, Selections

DARPA Riser — DARPA	Fall 2022
Analog Devices Outstanding Engineer Award — University of Califonia, Berkeley	Spring 2020
EECS Excellence Award — University of Califonia, Berkeley	Fall 2018
Berkeley Fellowship for Graduate Study — University of Califonia, Berkeley	Fall 2018
$egin{aligned} GEM & Fellowship & Recipient & GEM \end{aligned}$	Spring 2018
Honorable Mention — NSF GRFP	Spring 2018
Highest Honors — The University of Texas at Austin	Spring 2018
Distinguished College Scholar — The University of Texas at Austin	Spring 2018
Academic Leader Hall of Fame Inductee — Equal Opportunity in Engineering Program	Spring 2018
Roberto Rocca Scholarship Recipient — Tenaris	Fall 2017
Second-Place Award Winner — SHPE National Conference Poster Competition	Fall 2017
Distinguished College Scholar — The University of Texas at Austin	Spring 2017
Victor L. Hand Scholarship Recipient — Victor L. Hand Endowed Scholarship Fund	Fall 2016
College Scholar — The University of Texas at Austin	Spring 2016
Diversity Scholarship Recipient — Texas Instruments	Fall 2015
Freshman Academic Excellence Award Winner — EOE and SHPE	Spring 2015
Qualcomm DECA Attendee - selected as 1 of 51 nationally — Qualcomm	Spring 2015
LEAD Conference Attendee - selected as 1 of 30 nationally — LEAD	Summer 2013

References

Krste Asanović Professor Emeritus University of California, Berkeley krste@berkeley.edu

Parthasarathy Ranganathan Engineering Fellow and Vice President Google parthas@google.com

Bora Nikolić Professor University of California, Berkeley bora@eecs.berkeley.edu

Sophia Shao Associate Professor University of California, Berkeley ysshao@berkeley.edu

Sagar Karandikar Associate Professor University of California, Berkeley sagark@eecs.berkeley.edu