

J1
GPIO
+3V3
+5V
GND
GND
GPIO2/SDA1
GPIO3/SCL1
GPIO4/GPCLK0
GPIO17
GPIO27
GPIO22
GPIO10/SPI0.MOSI
GPIO9/SPI0.MISO
GPIO11/SPI0.SCLK
ID_SDA
GPIO5
GPIO6
GPIO13/PWM1
GPIO19/PCM.FS
GPIO26
GPIO14/TXD0
GPIO15/RXD0
GPIO18/PCM.CLK
GPIO23
GPIO24
GPIO25
GPIO8/SPI0.CE0
GPIO7/SPI0.CE1
ID_SCL
GPIO12/PWM0
GPIO16
GPIO20/PCM.DIN
GPIO21/PCM.DOUT
GPIO23 R3 1k ESP_IO0
GPIO24 R4 1k ESP_IO1
GPIO5 R5 1k ESP_IO2
GPIO25 R6 1k ESP_IO3
GPIO12/PWM0 R7 1k ESP_IO4
GPIO9/SPI0.MISO R8 1k ESP_IO5
GPIO11/SPI0.SCLK R9 1k ESP_IO6
GPIO10/SPI0.MOSI R10 1k ESP_IO7
GPIO6 R11 1k ESP_IO8
GPIO4/GPCLK0 R12 1k ESP_IO9
GPIO8/SPI0.CE0 R13 1k ESP_IO10
GPIO14/TXD0 R14 1k ESP_IO20
GPIO15/RXD0 R15 1k ESP_IO21
U2
ESP32-C3 Pro Mini
ESP_3V3
VCC_3V
VCC_5V
GND
PG
GPIO4/A4
GPIO3/A3
GPIO2/A2
GPIO1/A1
GPIO0/A0
SDA/GPIO8
SCL/GPIO9
GPIO10
GPIO20/RX
GPIO21/TX
GPIO5/A5
GPIO6
GPIO7
ESP_IO0
ESP_IO1
ESP_IO2
ESP_IO3
ESP_IO4
ESP_IO5
ESP_IO6
ESP_IO7
ESP_IO8
ESP_IO9
ESP_IO10
ESP_IO20
ESP_IO21
J2
LogicAnalyzer
GND
ESP_IO0
ESP_IO1
ESP_IO2
ESP_IO3
ESP_IO4
ESP_IO5
ESP_IO6
ESP_IO7
ESP_IO8
ESP_IO9
ESP_IO10
ESP_IO20
ESP_IO21
ESP_3V3
GND
ESP power switch: ON by default (R16 pulls gate low).
Pi GPIO22 = HIGH -> ESP power OFF. SW1 = manual power cycle
(C3 Pro Mini has no EN pin).
Download mode: GPIO22=1, GPIO4=0, GPIO22=0, then
esptool --before no_reset --port /dev/serial0 ...
Before power-off set Pi pins driving ESP to inputs
(avoids back-powering ESP through IO).
5V pin of ESP is intentionally NC:
USB of ESP must not back-feed the Pi
ESP pin -> Raspberry Pi (via 1k)
IO0 -> GPIO23 (pin 16)
IO1 -> GPIO24 (pin 18)
IO2 -> GPIO5 (pin 29) strap, Pi pull-up
IO3 -> GPIO25 (pin 22)
IO4 -> GPIO12/PWM0 (pin 32)
IO5 -> GPIO9/SPI0.MISO (pin 21)
IO6 -> GPIO11/SPI0.SCLK (pin 23)
IO7 -> GPIO10/SPI0.MOSI (pin 19)
IO8 -> GPIO6 (pin 31) strap, Pi pull-up
IO9 -> GPIO4 (pin 7) BOOT, Pi pull-up
IO10 -> GPIO8/SPI0.CE0 (pin 24)
IO20 -> GPIO14/TXD0 (pin 8) ESP RX
IO21 -> GPIO15/RXD0 (pin 10) ESP TX
PWR <- GPIO22 (pin 15) 1 = OFF
Series 1k: protection against
output contention and limits
back-feed when ESP is off
SW1
+3V3
ESP_PWR_G
RESET (power cycle)
GPIO22 R17 1k ESP_PWR_G
ESP_PWR_G
Q1
AO3401A
R16
100k
C2
10u
C3
100n
R18
1k
D1
PWR
PWR_FLAG
PWR_FLAG
PWR_FLAG
+5V
+3V3
GND
SW2
ESP_IO9
BOOT
GND
ID_SD and ID_SC PINS:
These pins are reserved for HAT ID EEPROM.
At boot time this I2C interface will be
interrogated to look for an EEPROM
that identifes the attached board and
allows automagic setup of the GPIOs
(and optionally, Linux drivers).
Bridging JP1 enables write protection.
DO NOT USE these pins for anything other
than attaching an I2C ID EEPROM. Leave
unconnected if ID EEPROM not required.
U1
CAT24C256
A0
A1
A2
GND
VCC
SDA
SCL
WP
C1
100n
R1
3.9k
R2
3.9k
ID_SDA
ID_SCL
JP1
+3V3
GND
Additional pin functions:
https://pinout.xyz/
Sheet: /
File: RasberryPi hat for debug ESP .kicad_sch
Title: ESP32-C3 Pro Mini debug HAT
Size: A4
Date: 2026-11-06
Rev: 1.0
KiCad E.D.A. 10.0.1
Id: 1/1