Block addressing

An address in main memory points to the first byte of a block when all of the block offset bits are set to zero.

Example:

Given a block size of 8 bytes, 3 bits are required to represent the block offset.

Hence, the address 0x71 points to the second byte in the block:

Address in binary: 01110001

The first byte of the block is determined by setting the last three bits to zeroes:

Start of block in binary: 01110000

Cache simulations

We are going to simulate a series of instructions being executed by the CPU.

Each instruction is trying to copy one byte from main memory into a register (MOV).

Instead of reading directly from main memory, however, our instructions are going to read from the cache.

Thus, we must first check whether the desired data already exists in the cache.

If the data is not present in the cache, we must copy the data from main memory into the cache.

We then return the byte to the CPU from the cache.

Direct mapped cache simulation

Assumptions:

Size of main memory: 16 bytes (really small!)

Address size needed: 4 bits

Number of sets: 4

Number of set bits needed: 2


Block size: 2

Number of block offset bits needed: 1

Tag size: 1 bit (4 total bits - 2 set bits - 1 block bit)


Entries per set: 1 (direct mapped)

Address to cache conversion:



Initial state of the cache (cold); all entries are invalid

	valid	Tag	Block
Set 0	0		
Set 1	0		
Set 2	0		
Set 3	0		



	valid	Tag	Block
Add the data from memory ——— Set 0	1	0	– M[0-1]
to the cache Set 1	0		
offset 0 in the block Set 2	0		
Set 3	0		

Request 2 from CPU Address of data: 1	_	valid	Tag	Block
Convert address to binary	t 0	1	0	M[0-1]
$1 \longrightarrow 0001$	t 1 [0		
2 Does Set 0 have a valid	2	0		
entry with Tag 0?	t 3	0		

Yes! Return the byte at offset 1 in the block

Request 3 from CPU Address of data: 7		valid	Tag	Block
Convert address to binary	Set 0	1	0	M[0-1]
7 → 0 <u>11</u> 1	Set 1	0		
Does Set 3 have a valid	Set 2	0		
entry with Tag 0?	Set 3	0		
No miss!	•	Cac	he before re	equest

	_	valid	Tag	Block
Add the data from memory	Set 0	1	0	M[0-1]
to the cache	Set 1	0		
5 Return the byte at offset 1 in the block	Set 2	0		
	Set 3	1	0	M[6-7]

Request 4 from CPU Address of data: 8	,	valid	Tag	Block
1 Convert address to binary	Set 0	1	0	M[0-1]
8 → 1 <u>00</u> 0	Set 1	0		
Does Set 0 have a valid entry with Tag 1?	Set 2	0		
	Set 3	1	0	M[6-7]
No miss!	·	Сас	he before re	equest

	valid	Tag	Block
Add the data from memory ——— Set 0	1	1	- M[8-9]
to the cache; overwrite existing entry	O		
Set 2	0		
offset 0 in the block Set 3	1	0	M[6-7]

Request 5 from CPU Address of data: 6		valid	Tag	Block
Convert address to binary	Set 0	1	1	M[8-9]
6 → 0 <u>11</u> 0	Set 1	0		
Does Set 3 have a valid	Set 2	0		
entry with Tag 0?	Set 3	1	0	_ M[6-7]

Yes! Return the byte at offset 0 in the block

Request 6 from CPU Address of data: 0		valid	Tag	Block
1 Convert address to binary	Set 0	1	1	M[8-9]
0 → 0 <u>00</u> 0	Set 1	0		
Does Set 0 have a valid entry with Tag 0?	Set 2	0		
	Set 3	1	0	M[6-7]
No miss!	•	Cac	he before re	equest

	valid	Tag	Вюск
Add the data from memory —————————————————Set 0	1	0	M[0-1]
to the cache; overwrite existing entry	0		
Set 2	0		
offset 0 in the block Set 3	1	0	M[6-7]

2-Way associative cache simulation

Assumptions:

Size of main memory: 16 bytes (really small!)

Address size needed: 4 bits

Number of sets: 2

Number of set bits needed: 1


Block size: 2

Number of block offset bits needed: 1

Tag size: 2 bits (4 total bits - 1 set bit - 1 block bit)


Entries per set: 2 (2-way associative)


Address to cache conversion:



Initial state of the cache (cold); all entries are invalid

	valid	Tag	Block
Set 0	0		
	0		
Set 1	0		
Set 1 {	0		





Request 2 from CPU

Address of data: 1


1 Convert address to binary


0 **→** 00<u>0</u>1


Does Set 0 have a valid entry with Tag 00?

Yes! Return the byte at offset 1 in the block

	valid	Tag	Block
	1	00	M[0-1]
Set 0	0		
Set 1	0		
Set 1	0		







	valid	Tag	Block
Add the data from memory to the cache Set 0	1	00	M[0-1]
to the cache	1	10	M [8-9]
Return the byte at offset 0 in the block	1	01	M[6-7]
offset 0 in the block	0		

Request 5 from CPU	valid	Tag	Block
Address of data: 6	1	00	M[0-1]
1 Convert address to binary Set 0 · 6 → 0110	1	10	M[8-9]
	1	01	▲ M[6-7]
Does Set 1 have a valid entry with Tag 01?			

Yes! Return the byte at offset 0 in the block

valid Tag **Block Request 6 from CPU** Address of data: 0 M[0-1] 00 1 Set 0 Convert address to binary M[8-9] 1 **►** 00<u>0</u>0 01 M[6-7] Set 1 Does Set 0 have a valid 0 entry with Tag 00?

Yes! Return the byte at offset 0 in the block