

2021 Digital IC Design Homework 2

NAME	黃柏瑄																																						
Student ID	P78081528																																						
Simulation Result																																							
Functional simulation	Level	Gate-level simulation	Level	Gate-level simulation time	simulation time (ns) 123792.400																																		
<pre> # 4024 data is correct # 4025 data is correct # 4026 data is correct # 4027 data is correct # 4028 data is correct # 4029 data is correct # 4030 data is correct # 4031 data is correct # 4032 data is correct # -----PASS----- # All data have been generated # Break in Module booth_tb at VSIM 67> </pre> <p style="text-align: center;">(your pre-sim result)</p>			<pre> # 4027 data is correct # 4028 data is correct # 4029 data is correct # 4030 data is correct # 4031 data is correct # 4032 data is correct # -----PASS----- # All data have been generated successfully! # ** Note: \$finish : D:/hsuan/PhD/109_2/DI # Time: 123792400 ps Iteration: 0 Instar # 1 # Break in Module booth_tb at D:/hsuan/PhD/10 VSIM 21> </pre> <p style="text-align: center;">(your post-sim result)</p>																																				
Synthesis Result																																							
Total logic elements			132																																				
Total memory bit			0																																				
Embedded multiplier 9-bit element			0																																				
Clock width (Cycle)			30.7																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #0070C0; color: white;"> <th colspan="2">Flow Summary</th> </tr> </thead> <tbody> <tr> <td>Flow Status</td> <td>Successful - Sat Apr 03 18:18:57 2021</td> </tr> <tr> <td>Quartus II 64-Bit Version</td> <td>13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition</td> </tr> <tr> <td>Revision Name</td> <td>booth</td> </tr> <tr> <td>Top-level Entity Name</td> <td>booth</td> </tr> <tr> <td>Family</td> <td>Cyclone II</td> </tr> <tr> <td>Device</td> <td>EP2K70F896C8</td> </tr> <tr> <td>Timing Models</td> <td>Final</td> </tr> <tr> <td>Total logic elements</td> <td>132 / 68,416 (< 1 %)</td> </tr> <tr> <td> Total combinational functions</td> <td>132 / 68,416 (< 1 %)</td> </tr> <tr> <td> Dedicated logic registers</td> <td>0 / 68,416 (0 %)</td> </tr> <tr> <td>Total registers</td> <td>0</td> </tr> <tr> <td>Total pins</td> <td>24 / 622 (4 %)</td> </tr> <tr> <td>Total virtual pins</td> <td>0</td> </tr> <tr> <td>Total memory bits</td> <td>0 / 1,152,000 (0 %)</td> </tr> <tr> <td>Embedded Multiplier 9-bit elements</td> <td>0 / 300 (0 %)</td> </tr> <tr> <td>Total PLLs</td> <td>0 / 4 (0 %)</td> </tr> </tbody> </table>			Flow Summary		Flow Status	Successful - Sat Apr 03 18:18:57 2021	Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition	Revision Name	booth	Top-level Entity Name	booth	Family	Cyclone II	Device	EP2K70F896C8	Timing Models	Final	Total logic elements	132 / 68,416 (< 1 %)	Total combinational functions	132 / 68,416 (< 1 %)	Dedicated logic registers	0 / 68,416 (0 %)	Total registers	0	Total pins	24 / 622 (4 %)	Total virtual pins	0	Total memory bits	0 / 1,152,000 (0 %)	Embedded Multiplier 9-bit elements	0 / 300 (0 %)	Total PLLs	0 / 4 (0 %)	<p style="text-align: center;">(your flow summary)</p>		
Flow Summary																																							
Flow Status	Successful - Sat Apr 03 18:18:57 2021																																						
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition																																						
Revision Name	booth																																						
Top-level Entity Name	booth																																						
Family	Cyclone II																																						
Device	EP2K70F896C8																																						
Timing Models	Final																																						
Total logic elements	132 / 68,416 (< 1 %)																																						
Total combinational functions	132 / 68,416 (< 1 %)																																						
Dedicated logic registers	0 / 68,416 (0 %)																																						
Total registers	0																																						
Total pins	24 / 622 (4 %)																																						
Total virtual pins	0																																						
Total memory bits	0 / 1,152,000 (0 %)																																						
Embedded Multiplier 9-bit elements	0 / 300 (0 %)																																						
Total PLLs	0 / 4 (0 %)																																						
Description of your design																																							
<p>主要依照 hw2 文件的敘述使用 for loop 去描述本作業的硬體，每次 loop 會根據最後兩個位元採取不同的 case (加、減或不變)。</p>																																							

Scoring = Clock width