## 2021 Digital IC Design Homework 4

NAME	黄柏瑄					
Student ID	P78081528					
		Si	mulatio	n Result		
Functional	Pass	Gate-level	Pass	Gate-level	simulation time (ns)	
simulation		simulation		simulation time	5308457.027	
VSIM 203> run -all			VS #	START!!! Simulation Start		
START!!! Simulation Start						
Result image is correct !				Result image is correct !		
Congratulations! Result image data have been generated successfully! The result is				# SUMMARY		
*** Note: ofinish : D:/hausn/PhD/109_2/DIC/DIC_hw/EN4/src/testfixture.v(123)  Time: 3376820 ns Iteration: 0 Instance: /testfixture  1				*** Note: Sfinish : D:/hsuan/FhD/109_2/DIC/DIC_hw/HH4/src/simulation/modelsim/testfixt Time: 5308457027 ps Iteration: 0 Instance: /testfixture 1		
(your pre-sim result)				# Compile of testfixture.v was successful.  (your post-sim result)		
(your pre-sim result)				(your post-sim result)		
		S	ynthesis	Result		
Total logic elements						
Total memory bit			0	0		
Embedded multiplier 9-bit element			0	0		
Clock width (Cycle)			16.2	16.2		
Flow Summary Flow Status Quartus II 64-Bit Version Revision Name Top-level Entity Name Family Device Timing Models Total logic elements Total combinational functio Dedicated logic registers Total registers Total pins Total pins Total morry bits Embedded Multiplier 9-bit eleme	13.0.1 E MFE MFE Cydone EP2C70 Final 339 / 68 109 / 68 109 57 / 622 0 0 / 1,15 ents 0 / 300	F896C8  8,416 (< 1 %)  9,416 (< 1 %)  9,416 (< 1 %)  2(9 %)  2,000 (0 %)  (0 %)				
Total PLLs 0 / 4 ( 0 % )				our flow summary)		

## Description of your design

主要流程:走到中心點直到第 16383 個  $\rightarrow$  讀九宮格進來排序  $\rightarrow$  把中位數寫入中心點位置 $\rightarrow$ 走到下一個中心點。本作業所使用的排序為插入排序,做法是在每一個暫存器前進行比較,並將輸入放到按照順序的暫存器中,寫入時將第 4 個 (也就是中間的數值) 輸出。Padding 部分是使用邊界偵測,如果有超出邊界則會傳入 0 到排序的暫存器中。Software Verification 部分是使用python 以及 scikit-image 提供的工具,並按照作業文件提供的流程從輸入圖片產生兩個檔案。

Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (longest gate-level simulation time in  $\underline{ns}$ )