

Exercise: 2-ways associative cache

block size 64 bytes
2-ways associative cache (16 sets)

- data

x:	. word	
n:	. word	1024

.text

1

ciclo:	lw	t2, 0(t0)	1 + 1
	add	t3, t3, t2	3
	addi	t0, t0, 4	4
	addi	t1, t1, -1	5
	bne	t1, zero, ciclo	6

[illegible]

REMARK: when you have to replace a block, you discard the least recently used (LRU) block.
We need bits to do this.

To know how many instructions a block contains: $\rightarrow \frac{\text{block size}}{4} = \frac{64}{4} = 16$

\uparrow
one instr.
4 words

Iteration 0 : 1 miss
6 memory accesses 1

Iteration 1 : 0 miss
6 memory access

\therefore // same

Iteration 16 : 1 miss
6 memory access

Iteration 17 : 0 miss
6 memory access



$$\text{Miss Rate (of 1st block)} = \frac{1 \text{ } n^{\text{e}} \text{ misses}}{16 \cdot 6 \text{ iterations memory access}} = 1\% \quad (1.01)$$

Exercise: 1-way associative cache

block size 64 bytes
1-way associative cache (32 sets)

.text

```
ciclo:  lw t2, 0(t0)
        add t3, t3, t2
        addi t0, t0, 4
        addi t1, t1, -1
        bne t1, zero, ciclo
```



$$\text{MISS RATE} = \frac{32 + 31(1)}{16 \cdot 6 + 31(16 \cdot 6)} \quad \text{or} \quad \frac{32 + 31(1)}{32(16 \cdot 6)}$$

n° of misses from iteration 0 to iteration 15

n° of sets

n° of misses from iteration 16 to iteration 1023

Exercise: hits and misses

block size 16 bytes
2-ways associative cache (2 sets)

20	4	0
15	31	1

M M M M M H M M H H
28, 48, 32, 92, 68, 52, 4, 24, 64, 24

LUR (least used recently).



$$28 \text{ M} \quad 28 : 16 = \boxed{1} \\ 1 \bmod 2 = 1$$

$$48 \text{ M} \quad 48 : 16 = \boxed{3} \\ 3 \bmod 2 = 1$$

$$32 \text{ M} \quad 32 : 16 = \boxed{2} \\ 2 \bmod 2 = 0$$

$$92 \text{ M} \quad 92 : 16 = \boxed{5} \\ 5 \bmod 2 = 1$$

$$68 \text{ M} \quad 68 : 16 = \boxed{4} \\ 4 \bmod 2 = 0$$

$$52 \text{ H} \quad 52 : 16 = \boxed{3} \\ 3 \bmod 2 = 1$$

$$4 \text{ M} \quad 4 : 16 = \boxed{0} \\ 0 \bmod 2 = 0$$

$$24 \text{ M} \quad 24 : 16 = \boxed{1} \\ 1 \bmod 2 = 1$$

$$64 \text{ H} \quad 64 : 16 = \boxed{4} \\ 4 \bmod 2 = 0$$

$$24 \text{ H} \quad 24 : 16 = \boxed{1} \\ 1 \bmod 2 = 1$$

Exercise: 1-way associative cache

block size 64 bytes
1-way associative cache (32 sets)

write back

miss rate?

.data

x: .word _____

y: .word _____

z: .word _____

n: .word 4.096

How many instructions in a block?

$64 : 4 = 16$ instructions in a block.

↑ block size ↓ word size (4 bytes)

$0x00400000 : 64 = \text{block } n. 000100000000 \dots 0$

1st block of instr.

1st block of data

	.text	M
pseudo instr.	la	t0, x H
	la	t1, y HH
	la	t2, z HH
	lw	t3, n HH

$$M \quad lw \quad t_{5,0}(t_1) \quad M$$

4 add t_6, t_4, t_5

H SW $t_{6,0}(t_2)$ M

M addi t0, t0, 4

H addi $t_1, t_1, 4$

H addi t2, t2, 4

H addi t3, t3, -1 16 instr.

4 bne t3, zero, ciclo

BNE is out of the 1st block.

	H	H
i ₀	8	12

in 6 12

 i_2 6 12

	•
	•
	•

i_{15} 6 12

16 4 12

17 4 12

	•	
	•	
	•	

i 3 4 12

$$i_{32} \quad 3 \quad 12$$

i			
1	33	3	12

TOT.
miss r

TOT. miss rate $\approx \frac{8 + 15 \cdot 6 + 4 \cdot 16 + 3 \cdot 16 \cdot 30}{12 \cdot 16 + 12 \cdot 16 + 12 \cdot 16 \cdot 30} \approx 26\%$
(0,26)

12 accessi X 16 volte
(1° blocco)

$$\text{MISS RATE (of 1st block)} = \frac{\overset{\substack{\rightarrow n \text{ misses}}}{8 + 15.6}}{\underset{\substack{\nwarrow \text{iterations} \quad \nearrow \text{memory access}}}{16 \cdot 12}} = 51 \% (0,51)$$