
THe hepet the Dno beng: tetc not ac hedito low and

Advanced Computer Architectures

Valeria Cardellini

That do the bottom And

- The work done by a pipelined processor to execute an instruction is divided into steps (*pipeline stages*), which require a fraction of the time needed to execute the entire instruction
- The stages are connected in a serial manner to form the pipeline; the instructions:
 - enter from one end of the pipeline
 - are processed by the various stages according to the expected order
 - come out the other end of the pipeline




ph thettenor ezzthe neOne of the pit he pel Lthethenotheng

- It's a technique
 - to improve processor performance
 - based onoverlapof the execution ofmore instructions belonging to a sequential execution flow
- Analogy with the assembly line

AAC - Valeria Cardellini, AA 2007/08

lex-wicked neor preat the the coor




AAC - Valeria Cardellini, AA 2007/08 2 AAC - Valeria Cardellini, AA 2007/08 3

Coliffication to cothe sthe Colgo Of and more apel the Meither

• Example of execution times of the different instruction classes

| T | | | | | | |
|-------------|--------|--------|--------|--------|--------|--------|
| Instruction | IF | ID | FORMER | MEM | WB | Total |
| lw | 200 ps | 100 ps | 200 ps | 200 ps | 100 ps | 800 ps |
| sw | 200 ps | 100 ps | 200 ps | 200 ps | | 700 ps |
| R format | 200 ps | 100 ps | 200 ps | | 100 ps | 600 ps |
| well | 200 ps | 100 ps | 200 ps | | | 500 ps |



\mathbf{S} goodbye for the LL more the pell the then either

- The time required to advance an instruction one stage through the pipeline corresponds to one pipeline clock cycle
- Since the pipeline stages are connected sequentially, they must operate synchronously
 - Clock-synchronized pipeline progress

Ideal speedup

- Clock cycle length of the pipelined processor determined by the length of the slowest stage of the pipeline
 - Ex.: 200 ps for the slowest operation execution
- For some instructions, some stages are wasted cycles
- Designers' objective: to balance the length of the stadiums
- If the stages are *perfectly balanced*, it *ideal speedup* due to pipelining is equal to the number of pipeline stages

TO unit lectomment the bestul pillepel the the notheng

- The presence of the pipeline increases the number of instructions at the same timerunning
- So, by introducing pipelining into the processor, increases the *throughput*...
 - Throughput: number of instructions executed per unit of time
- ... butit is not reduced *latency* of the individual instruction
 - Latency: execution time of the single instruction, from its start until its completion
 - An instruction that takes 5 steps, continues to require 5 clock cycles for its execution with pipelining

AAC - Valeria Cardellini, AA 2007/08

\mathbf{S} goodbye leof the Limore hapet the haneither ((2))

- But, in general, the pipeline stages are not perfectly balanced
- The introduction of pipelining therefore involves additional costs
 - The time interval for completing an instruction is greater than the minimum possible value
 - Lo*real speedup*will be less than the number of pipeline stages introduced
 - A 5-stage pipeline typically fails to quintuple performance

time between instructions no pipelines = num. pipeline stages

Metaglithen or ament or of Ll and pregst az the the onithe

- Example: sequence of 3 lw instructions (see slide 4)
- Ideal speedup of 5, but more modest improvement
 - -3 lw instructions without pipeline: $800\times3 = 2400$ ps
 - -3 pipelined lw instructions: $200 \times 3 + 800 = 1400$ ps
 - So 1400 ps instead of 2400 ps (2400/1400 = 1.71)
- Difference due to the time required to fill and empty the pipeline
 - It takes 4 stages (800 ps) to fill and empty the pipeline
- In general: starting from the empty pipeline with kstages, to complete n instructions are needed k+ (n-1) clock cycles
 - Kloops to fill the pipeline and complete the execution of the first instruction
 - *n*-1 cycles to complete the remaining ones *n*-1 instructions

AAC - Valeria Cardellini, AA 2007/08

The light the for ament or of L and prie.g that the the onithe ((3))

- In the asymptotic case $(n\rightarrow\infty)$
 - Thelatencyof the single lw instructionit gets worse
 - Go from 800 ps (without pipelining) to 1000 ps (with pipelining)
 - Thethroughput improves4 times
 - Goes from 1 lw instruction completed every 800 ps (without pipelining) to 1 lw instruction completed every 200 ps (with pipelining)
- If we consider a 1000 ps single cycle processor (composed of 5 stages each of 200 ps) and a pipelining processor (with 5 stages of 200 ps each) in the asymptotic case
 - Thelatency of the single instruction remainsunchanged and equal to 1000 ps
 - Thethroughput improves by 5 times
 - Goes from 1 instruction completed every 1000 ps (without pipelining) to 1 instruction completed every 200 ps (with pipelining)

The light their or ament or of L and prie.g that the the onithe ((2))

- As the number of instructions increases n, the ratio of total execution times on non- and pipelined machines approaches the ideal limit
 - The time to fill the pipeline becomes negligible compared to the total time to complete the instructions
 - 1000 lw instructions without pipeline: 800×1000 = 800000 ps
 - 1000 pipelined lw instructions: 200×1000 + 800 = 200800 ps
 - 200800 ps instead of 800000 ps (800000/200800 = 3.98)

AAC - Valeria Cardellini, AA 2007/08

the is the Ann Mithe the ton Sater to and in Lips per the proving g

- The MIPS instruction set design allows for a simple and efficient pipeline
 - All instructions have the same length (32 bits)
 - Easier to load the instruction in the first step and decode the instruction in the second step
 - Few instruction formats (only 3) with symmetry between formats
 - It is possible to start reading the registers in the second step, before knowing what instruction (and format) it is
 - Memory operations are limited to load/store instructions
 - You can use the third step to calculate the address
 - Alignment of operands in memory
 - Only one stage can be used to transfer data between processor and memory
 - Each MIPS instruction writes at most one result and does so towards the end of the pipeline

AAC - Valeria Cardellini, AA 2007/08

10

AAC - Valeria Cardellini, AA 2007/08

AND come of the head of the he

| ĺ | IF | ID | FORMER | МЕМ | WB |
|---|-------------------|--------------------|---------|---------------|------------|
| ı | Instruction Fetch | Instruction Decode | EXecute | MEMory access | Write-Back |

• Logical-arithmetic instructions

| IF | ID | FORMER | WB |
|------------------------------|-----------------------|----------------------|--------------------|
| Prel. instruct. and incr. PC | Record reading source | Op. ALU on read data | Reg. writing dest. |

Load instructions

| IF | ID | FORMER | MEM | WB |
|------------------------------|----------------------|---------|-----------------------|--------------------|
| Prel. instruct. and incr. PC | Record reading basic | Sum ALU | Withdrawal given by M | Reg. writing dest. |

Store instructions

| IF | ID | FORMER | MEM | |
|------------------------------|------------------------|---------|--------------------|--|
| Prel. instruct. and incr. PC | Record reading basic e | Sum ALU | Writing given in M | |

Beg instructions

| IF | ID | FORMER | MEM | |
|---------------------------|-----------------------|-------------------|------------|--|
| Prel. is tr. and incr. PC | Record reading source | ALU subtraction e | PC writing | |

AAC - Valeria Cardellini, AA 2007/08

LAndethetitheto (2) tito

12

14

Critical issuesstructural

- Attempt to use the same hardware resource by different instructions in different ways in the same clock cycle
- E.g.: if in MIPS we had a single instruction and data memory

• Critical issueson the data

- Attempting to use a result before it is available
- E.g.: instruction that depends on the result of a previous instruction that is still in the pipeline

Critical issueson control

- Attempting to make a decision about the next instruction to execute before the condition is evaluated
- E.g.: conditional branch instructions: if you are executing beq, how do you know (in advance) which is the next instruction to start executing?


etcr thet etithethecchethetito

- The *critical issues* (or *conflicts* or *alee*) arise in pipelining architectures when an instruction cannot be executed in the immediately following cycle
- Three types of critical issues
 - Structural critical issues
 - Data critical issues
 - Critical issues regarding control

AAC - Valeria Cardellini, AA 2007/08

Cthethetithet & Shet It dur to the thethe

- In the single-cycle MIPS architecture we have no structural conflicts
- Data memory separated from instruction memory
- Register bank used in the same pipeline cycle by giving a read access by one instruction and a write access by another instruction
 - Solution to avoid type uncertainty Read After Write
 - Writingof the register desk in thefirst halfof the clock cycle
 - Readingof the register desk in thesecond halfof the clock cycle



AAC - Valeria Cardellini, AA 2007/08

C thethetithetics wiendet the the

- An instruction depends on the result of a previous instruction that is still in the pipeline
- Example 1:

add\$s0, \$t0, \$t1 sub \$t2,\$s0, \$t3

- One of sub's source operands (\$s0) is produced by add, which is still in the pipeline
- Critical issues regarding type data define-use
- Example 2:

lw\$s0, 20(\$t1) sub \$t2,\$s0, \$t3

- One of sub's source operands (\$s0) is produced by lw, which is still in the pipeline
- Critical issues regarding type data*load-use*


AAC - Valeria Cardellini, AA 2007/08

16

Crthethetithetoscuibe datahethe ((2))


• Example 1:

add<mark>\$ s0</mark>, \$t0, \$t1 sub \$t2,<mark>\$s0</mark>, \$t3



• Example 2:

lw\$s0, 20(\$t1) sub \$t2,\$s0, \$t3



17

AAC - Valeria Cardellini, AA 2007/08

Souz the Oni Correct the thetathetithethecethe Stoller of Chethe

Hardware solutions

- Insertion of bubbles (bubble) or stalls in the pipeline
 - · Dead times are inserted
 - Worses throughput
- Propagation or overriding (*forwarding*or bypassing)
 - Propagate data forward as soon as it is available to the units that request it

• Software-type solutions

- Insertion of nop (no operation) instructions
 - Worses throughput
- Reorganization of instructions
 - Move "harmless" instructions so that they eliminate the criticality


Tister the Innent you hate to bold And

- You insert bubbles into the pipeline, that is, you block the flow of instructions in the pipeline until the conflict is resolved
 - Stall: state the processor is in when instructions are blocked
- Example 1: must be insertedthree bubblesto stop the sub statement so that the correct data can be read
 - Two bubbles if register bank optimization


add\$s0, \$t0, \$t1 sub \$t2,\$s0, \$t3



Propagazethene one (lofforwarr Oftheng))



• Example 1: when the ALU generates the result, it comes right awaymade available for the following instruction step via a forward propagation




AAC - Valeria Cardellini, AA 2007/08

20

Propagaz the hone extito the LL or ((2))

• Possible solution:propagation and a stall




• Without register bank propagation and optimization, they would have been necessarythree stalls

Propagaz the lone exit to the LL or

• Example 2:

lw\$s0, 20(\$t1) sub \$t2,\$s0, \$t3


- It is a critical issue on type data*load-use*
 - The data loaded by the load instruction is not yet available when requested by a subsequent instruction
- Propagation alone is insufficient to resolve this type of critical issue



AAC - Valeria Cardellini, AA 2007/08

Tister the nament you hate he nop

- Example 1: the assembler must insert three nop instructions between the add and sub instructions, thus making the conflict disappear
 - The nop instruction is the software equivalent of stall



AAC - Valeria Cardellini, AA 2007/08 22 AAC - Valeria Cardellini, AA 2007/08 23

The lear of the no del LL heythessttrruzzthet of the he

- The assembler reorders instructions to prevent related instructions from being too close together
 - The assembler tries to insert instructions between related (conflicting) instructions *independent* from the result of the previous instructions
 - When the assembler cannot find independent instructions it must insert nop instructions
- Example:


| lw \$t1, 0(\$t0) | | lw \$t1, 0(\$t0) |
|--------------------------------------|-----------------|----------------------|
| lw \$t2, 4(\$t0) | tidying up | lw \$t2, 4(\$t0) |
| add \$t3, \$ t1, \$ t2 | | lw \$t4, 8(\$t0) |
| sw \$t3, 12(\$t0) | | add \$t3, \$t1, \$t2 |
| lw \$t4, 8(\$t0) | critical issues | sw \$t3, 12(\$t0) |
| add \$t5, \$t1, <mark>\$t4</mark> | | add \$t5, \$t1, \$t4 |
| sw \$t5, 16(\$t0) | | sw \$t5, 16(\$t0) |
| | | |

– Propagation allows you to resolve remaining conflicts after reordering

AAC - Valeria Cardellini, AA 2007/08

Suzzthe Oni Correct the the the Contine of the Cont

- Insertion of bubbles
 - The pipeline is blocked until the result of the beq comparison is known and we know which instruction to execute next
 - In MIPS the result of the comparison is known at the fourth step: it must be entered three stalls
- Anticipation of the comparison at the second step (ID)
 - You add extra hardware: after decoding the instruction, you can decide and modify the PC if necessary
 - However, a stall must be added before the instruction following the beg



Crthethetithes wiltheont tool Lor

- To feed the pipeline, an instruction must be inserted at every clock cycle
- However, in the MIPS processor the conditional branch decision is not made until the fourth step (MEM) of the beq instruction
- Desired jumping behavior
 - If the comparison fails, continue execution with the statement after beg
 - If the comparison is verified, do not execute the instructions after b and q and jump to the specified address


AAC - Valeria Cardellini, AA 2007/08

Soluz their on the Forecarthethetitise ulcanting of Lord (2)


Jump prediction

- Static prediction techniques
 - E.g.: it is predicted that the jump will not be performed (untaken branch)
- Dynamic prediction techniques

Jump not performed



Jump performed



AAC - Valeria Cardellini, AA 2007/08

AAC - Valeria Cardellini, AA 2007/08

24

Soluzzthein Conthe Forrcorrthethetitise ul cotton through Loca (3)

Delayed branch


- In any case (regardless of the result of the comparison) the instruction that immediately follows the jump is executed (defined branch-delay slot)
- Worst case
 - Entering nop
- Best case
 - It is possible to find a pre-jump instruction that can be postponed to the jumpwithoutalter the flow of control (and data)
- Example

or \$t0, \$t1, \$t2 add \$s0, \$s1, \$s2 sub \$s3, \$s4, \$s5 beq \$s0, \$s3, Exit xor \$t2, \$s0, \$t3 ... add \$s0, \$s1, \$s2 sub \$s3, \$s4, \$s5 beq \$s0, \$s3, Exit or \$t0, \$t1, \$t2 xor \$t2, \$s0, \$t3 ...

Exit: Exit:

AAC - Valeria Cardellini, AA 2007/08 28

L'unithet à di e el labor lazz the leone accthethecc Llobres the leo Quio



Cas probject trariel unito ta diwell abor az the sone?

- The division of the instruction into 5 stages implies that 5 instructions are executed in each clock cycle
 - The structure of a 5-stage pipelined processor must be broken down into 5 parts (or stages of execution), each of which corresponds to one of the pipeline phases
- A separation between the various stages must be introduced
 - Pipeline logs
- Furthermore, several instructions executing at the same time may require similar hardware resources
 - Replication of hardware resources
- Let's take the diagram of the single cycle processing unit and identify the 5 stages


AAC - Valeria Cardellini, AA 2007/08

L'unit et à di Gel abor az the lone c no more pel thetheneither

- Guiding principle:
 - Allow the reuse of components for the next instruction
- Introduction of pipeline logs (interstage registers)
 - At each clock cycle information proceeds from one pipeline register to the next
 - The name of the register is given by the name of the two stages it separates
 - RegisterIF/ID(Instruction Fetch / Instruction Decode)
 - RegisterID/EX(Instruction Decode / EXecute)
 - RegisterEX/MEM(Execute / MEMory access)
 - RegisterMEM/WB(MEMory access / Write Back)
 - The PC can be considered as a pipeline register for the IF stage
- Compared to the single cycle unit, the PC multiplexer has been moved to the IF stage
 - To avoid conflicts in its writing in case of a jump instruction

AAC - Valeria Cardellini, AA 2007/08 30 AAC - Valeria Cardellini, AA 2007/08 31

L'uni et à di Gel abor az the lone c no more pell the eneither ((2))



• What is the size of the pipeline registers that can be obtained from the scheme?

- IF/ID: 64 bits (32+32)

- ID/EX: 128 bits (32+32+32+32)

- EX/MEM: 97 bits (32+32+32+1)

- MEM/WB: 64 bit (32+32)

AAC - Valeria Cardellini, AA 2007/08


34

or of Q'unit at to cono more a pel thetheneither


- How is an instruction executed at various stages of the pipeline?
- Let's consider the lw statement first
 - Education withdrawal
 - Decoding the instruction and reading the registers
 - Execution (use of ALU for address calculation)
 - Reading from memory
 - Writing in the register
- We then analyze the execution of the SW instruction
- Finally, we consider the simultaneous execution of multiple instructions

AAC - Valeria Cardellini. AA 2007/08

AN Doc uz the One of AD w: pr the Phow egletc wave sit goodbyetheor




AN Douz the One of ALW: terz osstigoodbyetheor




AAC - Valeria Cardellini, AA 2007/08

AN Douz the hone of Vel we quar to hand here that ost igood by etheor




AN Doduz then One of Vis w: tier zzos tigoodbyetheor




• The value of the second register is written to the ID/EX register to be able to use it in the MEM stage

AAC - Valeria Cardellini. AA 2007/08

AND cuz the One of less will quart on and here lent as tigoodbyetheor



Backheldtoal LL "errrorrAnd...



- Which target register is written?
 - The IF/ID register contains an instruction following lw
- Solution


38

- The destination register number of lw must be preserved

39

AAC - Valeria Cardellini, AA 2007/08

SoD uzzthe Cone



- The destination register number is written to the pipeline registers:
 - First in ID/EX, then in EX/MEM, finally in MEM/WB

.....

AAC - Valeria Cardellini, AA 2007/08 40

DUAndhe the Snit the Unexet due the one e

- Consider the MIPS instruction sequence lw \$10, 20(\$1) sub \$11, \$2, \$3
- We analyze the execution of the sequence in the 6 necessary clock cycles

AAC - Valeria Cardellini, AA 2007/08 41

THE THE IDE morand it he Lausto Annalus out the the color of the co

Cycle 1

• lw: enter the pipeline

File IDEX EVMEM MEMWB TOOK 1 Instruction feach Instruction feach

Cycle 2


- sub: enter the pipeline
- \bullet lw: enters the ID stage

Cycle 3

- lw: enter the EX stage
- sub: enters the ID stage

Cycle 4

- lw: enters the MEM stage and reads the addressed memory location saved in EX/MEM
- sub: enter the EX stage; the result of subtraction is written to EX/ MEM at the end of the loop



AAC - Valeria Cardellini, AA 2007/08 42 AAC - Valeria Cardellini, AA 2007/08 43

THE with left gandited LLss Andreds store of the through the orthogonal store of the orthogonal store of the through the orthogonal store of the ortho


Cycle 5

- lw: ends by writing the value in MEM/WB to the register
 \$10 from the bank
- sub: the subtraction result is written in MFM/WB

Cycle 6

• sub: ends by writing the value in MEM/WB to the register

\$11 from the dealer




AAC - Valeria Cardellini, AA 2007/08

44

Che noun Che the Soit the Unexet out the Lone C

- Pipeline diagram with multiple clock cycles
 - Provides a resource-oriented and simplified representation




AAC - Valeria Cardellini, AA 2007/08

45

THE THE Entroparthethe Callo Collecthe Callo Ckk

- Single clock cycle pipeline diagram
 - Provides a more detailed and vertical representation of the diagram with multiple clock cycles
 - Consider the fifth clock cycle of the pipeline in the previous slide



ANDs er cothethez the theor

- Consider the MIPS instruction sequence add \$4, \$2, \$3 sw \$5, 4(\$2)
- Analyze the execution of the sequence in the 6 necessary clock cycles

AAC - Valeria Cardellini, AA 2007/08 46 AAC - Valeria Cardellini, AA 2007/08 47

Control Cor of E 'unit et to cho more lepel thetheneither


- Data travels through pipeline stages
- All data belonging to an instruction must be maintained within the stage
- Information transfers only through pipeline registers
- Control information must travel with the instruction

AAC - Valeria Cardellini, AA 2007/08 AAC - Valeria Cardellini, AA 2007/08

THE gnal ShAnd Grant roll or (2)2

- We group control signals based on pipeline stages
- Education withdrawal
 - Identical for all instructions
- Decoding the instruction/reading the register bank
 - Identical for all instructions
- Address execution/calculation
 - RegDst, ALUOp, ALUSrc
- Access to memory
 - Branch, MemRead, MemWrite
- Writing the result
 - MemtoReg, RegWrite

THE I gna Sthe In druccontrol Loo



• No control signals are needed for writing pipeline registers


49

THE graish And Grant roll or (3)

| | EX control signals | | | Control signals MEM | | | Signals of WB control | | |
|-------------|--------------------|------------|------------|------------------------|--------|-------------|--------------------------|----------------|--------------|
| Instruction | Reg Dst | ALU Op1 | ALU Op0 | ALU Src | Branch | Mem Read | Mem Write | Reg Write F | Memto Reg |
| type-R | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| lw | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| sw | Х | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Х |
| well | Х | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Х |


ANS ensither cone control Llor

- Pipeline registers also contain the values of control signals
 - Maximum 8 control signals (9 bits)
- The values needed for the next stage are propagated from the current pipeline register to the next



52

ANST ensither cone control Llor ((2))



AAC - Valeria Cardellini, AA 2007/08

ANDwicked hear

• Consider the MIPS instruction sequence

lw \$10, 20(\$1)

sub \$11, \$2, \$3

and \$12, \$4, \$5


or \$13, \$6, \$7

add \$14, \$8, \$9

• We analyze the execution of the sequence in the necessary 9 clock cycles

AND wicked Dieor::ccthethethethethethdocklanand 2

• lw: enter the pipeline



• sub: enter the pipeline


• lw: in ID/EX written \$1, 20 (offset) and 10 (destination register number)

AAC - Valeria Cardellini, AA 2007/08

53


- and: enter the pipeline
- sub: in ID/EX written \$2, \$3, and 11 (destination register number)
- lw: \$1+20 and 10 written in EX/ MEM
- or: enter the pipeline
- and: in ID/EX written \$4, \$5, and 12 (destination register number)
- sub: in EX/MEM written \$2-\$3 and 11
- lw: the value read from the memory and 10 are written in MEM/WB

AAC - Valeria Cardellini, AA 2007/08



- add: enter the pipeline
- or: in ID/EX written \$6, \$7, and 13 (destination register number)
- and: in EX/MEM written \$4 AND \$5 and 12
- sub: in MEM/WB written \$2-\$3 and 11
- lw: ends by writing \$10
- add: \$8, \$9, and 14 (destination register number) written in ID/EX
- or: in EX/MEM written \$6 OR \$7 and 13
- and: in MEM/WB written \$4 AND \$5 and 12
- sub: ends by writing \$11


AAC - Valeria Cardellini, AA 2007/08



5


AND wicked leor::ccthethethethethdocklanand 8

- add: in EX/MEM written \$8+\$9 and 14
- or: in MEM/WB written \$6 OR \$7 and 13
- and: ends by writing \$12
- add: in MEM/WB written \$8+\$9 and 14
- or: ends by writing \$13



AND ricked peor in content to the content of the co

• add: ends by writing \$14



Pregstaz the hearing of the pith pel the henotheng

- Pipeliningincreases throughputof the processor (number of instructions completed per unit of time), butNotreduces the execution time (latency) of the single instruction
- Indeed, in general pipelining increases the execution time of a single instruction, due to imbalances between pipeline stages and pipeline control overhead
 - Imbalance between pipeline stages reduces performance
 - The clock cannot be less than the time needed for the slowest stage of the pipeline
 - Pipeline overhead is caused by pipeline register delays and clock skew (clock signal propagation delay on the wires)

Preg traz thet onit of the pit epel the enothing (2)

• The average execution time of an instruction for the unpipelined processor is:

Average T exec.no pipelines= Average CPIno pipelines×clock cycleno pipelines

• The speedup resulting from the introduction of pipelining is:

Speeduppipeline= Average T ex.no pipelines=
Average T exec.pipeline

= Average CPIno pipelines × clock cycleno pipelines
Average CPIpipeline

Clock cyclepipeline

AAC - Valeria Cardellini, AA 2007/08

60

AAC - Valeria Cardellini, AA 2007/08

61

Pre.g.t.az the honine of the pith pel the honor ng constito the LL the the

• The ideal CPI of a pipelined processor is almost always 1; however, stalls lead to performance degradation, therefore:

CPI_{pipeline}= ideal CPI + pipeline stall cycles per instruction = = 1 + pipeline stall cycles per instruction

- Pipeline stall cycles per instruction are due to:
 - Structural criticalities + data criticalities + control criticalities

| Pre.gst.az the honine of the pith pel the | henotheng con satito the LL the the ((2) |
|---|--|
|---|--|

- Neglecting the clock time overhead of pipelining and assuming that the pipeline stages are perfectly balanced
 - the cycle time of the two processors can be considered equal, therefore:

Speeduppipeline= <u>CPIno pipelines</u>
1 + pipeline stall cycles per instruction

 Simple case: all instructions require the same number of cycles, which corresponds to the number of pipeline stages (also called pipeline depth)

Speedup_{pipeline}= Pipeline depth

1 + pipeline stall cycles per instruction

– If there are no stalls (ideal case), pipelining increases performance by a factor equal to the depth of the pipeline