Comp. Arch

DATE: 29/4/2022

CACHE



There is a hierarchy

In your PC, you will have more than one cache and in modern types more than one CPU as well. (4 CPU - quad core). All of this is usually contained in one chip.



To solve conflicts, one solution is making the caches communicate with each other. If they share the same word, it propagates the updates
It is used in many IBM systems, specially NUMA control.
The other solution involves no talk between cache but more instructions to intercept on a software level.

EXERCISE (2-WAYS ASSOCIATIVE)

block size 64
2-way associative cache
nº sets = 16



. data

x: .word _____
n: .word 1024

. text

|

```
ciclo:  lw   t2, 0(t0)      1 + 1
        add  t3, t3, t2     3
        addi t0, t0, 4      4
        addi t1, t1, -1     5
        bne  t1, zero, ciclo 6
```

REMARK: when you have to replace a block, you discard the least recently used (LRU) block.
We need bits to do this.

To know how many instructions a block contains: → $\frac{\text{block size}}{4} = \frac{64}{4} = 16$

(4 ← one instr 4 words)

Iteration 0 : 1 miss
6 memory accesses |

= 1 : 0 miss
6 memory access |

⋮ // same

= 16 : 1 miss
6 memory access

= 17 : 0 miss
6 memory access

$$\text{MISS RATE (of 1st block)} = \frac{1 \leftarrow \text{nº misses}}{16 \cdot 6} = 1\% \quad (1.01)$$

16 ← iterations; 6 ← memory access

EXERCISE (ONE-WAY ASSOCIATIVE)

block size 64
1-way associative cache
with 32 sets




```
.text

ciclo:  lw   t2, 0(t0)
        add  t3, t3, t2
        addi t0, t0, 4
        addi t1, t1, -1
        bne  t1, zero, ciclo
```



$$\text{MISS RATE} = \frac{32 + 31(1)}{16 \cdot 6 + 31(16 \cdot 6)} \quad (\text{or } 32(16 \cdot 6))$$

- 32: n° of misses from iteration 0 to iteration 15
- 31(1): n° of misses from iteration 16 to iteration 1023
- 32: n° of sets