

Exam - Computer Architecture Unit I [08/02/2023] (B)

Surname: _____ Name: _____

Student ID Number (Matricola): _____

DSA Students should solve only the first 4 exercises (grade will be scaled accordingly)

Exercise 1 (8 points)

Design a sequential circuit with two inputs x_1, x_0 , that encode the characters O, R, C as follows:

x_1, x_0	carattere
00	O
01	R
1-	C

The circuit has 2 outputs z_1 and z_0 . The circuit outputs $z_1=1$ when it receives on input the sequence ORCO, and outputs $z_0=1$ when it receives on input the sequence ORO. Overlaps are allowed. Draw the circuit.

Solution:

Same state transition diagram of text A. Just replace A→O, L→R, F→C and the states accordingly (R state is here called 'S'). Invert z_1 and z_0 .

State encoding:

S	00
O	01
OR	10
ORC	11

Output and next state table:

CS	S_1	S_0	x_1	x_0	NS	S_1'	S_0'	z_1	z_0
S	0	0	0	0	O	0	1	0	0
S	0	0	0	1	S	0	0	0	0
S	0	0	1	-	S	0	0	0	0
O	0	1	0	0	O	0	1	0	0
O	0	1	0	1	OR	1	0	0	0
O	0	1	1	-	S	0	0	0	0
OR	1	0	0	0	O	0	1	0	1
OR	1	0	0	1	S	0	0	0	0
OR	1	0	1	-	ORC	1	1	0	0
ORC	1	1	0	0	O	0	1	1	0
ORC	1	1	0	1	S	0	0	0	0
ORC	1	1	1	-	S	0	0	0	0

Equations and circuit the same as text A (just invert z_1 and z_0).

Exercise 2 (6 points) A combinational circuit has a 4 bit input $A = a_3a_2a_1a_0$ representing a two's complement number, and output $Z = z_1z_0$ as an unsigned binary number, such that:
 $Z=0$ se $-7 \leq A < -3$

Z=1 se $4 \leq A \leq 7$

Z=2 se $-3 \leq A < 4$

Z=3 se $A = -8$

Write down:

- The corresponding truth table
- The minimal POS form for z_0
- The all-NAND and all-NOR form for z_0 (NOT gates are allowed, i.e., you don't need to translate NOT with NAND/NOR)
- z_0 using only three 2:1 multiplexers

Solution:

Truth table:

a_3	a_2	a_1	a_0	z_1	z_0
0	0	0	0	1	0
0	0	0	1	1	0
0	0	1	0	1	0
0	0	1	1	1	0
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	1	1
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	1	0

Minimal POS form for z_0 :

		$a_3 \ a_2$			
$a_1 \ a_0$		00	01	11	10
	00	0	1	0	1
	01	0	1	0	0
	11	0	1	0	0
	10	0	1	0	0

$$z_0 = (a_3 + a_2) * (\sim a_3 + \sim a_2) * (a_2 + \sim a_0) * (a_2 + \sim a_1)$$


all-NAND form for z_0 :

$$z_0 = \sim(\sim(\sim(a_3 * \sim a_2) * \sim(a_3 * a_2)) * \sim(\sim a_2 * a_0) * \sim(\sim a_2 * a_1)))$$

all-NOR form for z_0 :


$$z_0 = \sim(\sim(a_3 + a_2) + \sim(\sim a_3 + \sim a_2) + \sim(a_2 + \sim a_0) + \sim(a_2 + \sim a_1))$$

z_0 using MUX:



Exercise 3 (5 points)

Analyze the state machine shown in the figure. Write down next state and output tables and draw the state transition diagram.



Solution:

It is a Moore FSM (output does not depend on the input).

Outputs table + state encoding

$$z = y_0' + y_1$$


y_0	y_1	z	Stato
0	0	1	S0
0	1	1	S1
1	0	0	S2
1	1	1	S3

Next state table

$$y_0' = x \text{ XOR } y_1$$

$$y_1' = y_0 x$$

y_0	y_1	CS	x	y_0'	y_1'	NS
0	0	S0	0	0	0	S0
0	0	S0	1	1	0	S2
0	1	S1	0	1	0	S2
0	1	S1	1	0	0	S0
1	0	S2	0	0	0	S0
1	0	S2	1	1	1	S3
1	1	S3	0	1	0	S2
1	1	S3	1	0	1	S1



Exercise 4 (3 points)

Draw the state transition diagram described by the following SystemVerilog code:

```

module fsm2(input logic clk, reset,
            input logic a, b,
            output logic y);
  logic [1:0] state, nextstate;
  parameter S0 = 2'b00;
  parameter S1 = 2'b01;
  parameter S2 = 2'b10;
  parameter S3 = 2'b11;
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
    else state <= nextstate;
  always_comb
    case`state
      S0: if (a | b) nextstate = S2;
          else nextstate = S0;
      S1: if (a | b) nextstate = S2;
          else nextstate = S0;
      S2: if (a & b) nextstate = S3;
          else nextstate = S0;
      S3: if (a ^ b) nextstate = S3;
          else nextstate = S1;
    endcase
  assign y = (state == S1) | (state == S3);
endmodule

```

Solution:

Similar to track A.

Exercise 5 (4 points)

Given $X = 775$ and $Y = -1524$ represented in base 10:

- Convert them to two's complement numbers using the minimum number of bits necessary to represent both values
- Compute $X+Y$ and $Y-X$
- Convert the results to base 10 number and check their correctness
- Convert X and Y to IEEE 754 half-precision representation

Solution:

Base 2 conversion:

$$775 = 001100000111$$

$$1524 = 010111110100 \Rightarrow -1524 = 101000001100$$

Sum and difference in base 10:

$$X+Y = 101000001100+$$

$$001100000111=$$

$$110100010011 = -749 = 775-1524$$

$$-775 = 110011111001$$

$$Y-X = 101000001100+$$

$$110011111001=$$

$$011100000101 = \text{Overflow! } -1524 - 775 = -2299 \text{ (11 bit are not enough, they can only represent up to -2048)}$$

Half-precision conversion

$$775 = 001100000111.0 = 1.100000111 \cdot 2^9$$

$$X = 775:$$

$$\text{Sign} = 0$$

$$\text{Exponent} = 9_{10}$$

$$\text{Exponent} + \text{bias} = 9_{10} + 15_{10} = 24_{10} = 11000_2$$

$$\text{Fraction} = 100000111$$

$$\text{IEEE: } 0 \ 11000 \ 1000001110$$

$$1524 = 010111110100.0 = 1.0111110100 \cdot 2^{10}$$

$$Y = -1524$$

$$\text{Sign} = 1$$

$$\text{Exponent} = 10$$

$$\text{Exponent} + \text{bias} = 10 + 15 = 25 = 11001$$

$$\text{Fraction} = 0111110100$$

$$\text{IEEE} = 1 \ 11001 \ 0111110100$$

Exercise 6 (4 points)

Given the expression $f = \overline{(c(\overline{abd} + c) + \bar{e})} \oplus (e + cd)$ simplify it and bring to minimal POS form.

Solution:

$$f = \overline{(c(\overline{abd} + c) + \bar{e})} \oplus (e + cd)$$

$$= \overline{(\overline{cabd} + c + \bar{e})} \oplus (e + cd)$$

$$= (\bar{c} + \bar{e}) \oplus (e + cd)$$

$$= (\bar{c} + \bar{e})(e + cd) + (\bar{c} + \bar{e})\overline{(e + cd)} =$$

$$= ce(e + cd) + (\bar{c} + \bar{e})\bar{e} \cdot \bar{cd} = ce + dce + \bar{c}\bar{e}\bar{cd} + \bar{e}\bar{cd} = ce + \bar{e}\bar{c} + \bar{e}\bar{d} =$$

$$= (c + \bar{e})(c + \bar{c})(e + \bar{e})(e + \bar{c}) + \bar{e}\bar{d} = (c + \bar{e})(c + \bar{e} + \bar{d})(e + \bar{c} + \bar{e})(e + \bar{c} + \bar{d})$$

$$= (c + \bar{e})(c + \bar{e} + \bar{d})(e + \bar{c} + \bar{d}) = (c + \bar{e})(e + \bar{c} + \bar{d})$$