- Execution completes when the last instruction exits the pipeline.
- If you read and write the same register of the register file in the same clock cycle, the value that is read is the value that is being witten.

Show a figure of the pipeline with bubbles and forwardings.

sw s0, 4(s1) add s1, s0, s0 lw s1, 8(s1) add s2, s1, s3 sw s1, 12(s2) lw s7, 0(s1) add s1, s3, s3 sub s3, s7, s0

Clock cycles number : 14

lw s5,		3)			-	0	7	8	9	10	11	12	13	14		
Instructions	1	2	3	M	///R	6	Т	0	J	-					3	
SW 30,4(31)	It	IP IF	RIII	11	111	IIR										
add 31, 30, 30		1,	IF	RIII	M		IIR									
add 30, 84,53	-			IF	RIJ	0	8	M	MR	lu 0						
and the same	1				IF	(IF)	RIII	-8	N	IIIR	INR					
1.1	1						1F	RIII	-	+	M	1				
11 20						-	-	IF	RII		TA		UR	)		
add 31,33,33									IF			M		416	1	
sub (53, 57, 50	-	-	1	+	1	T				IF	RI	110	M	1-1/5		
lw 35, 4 (33)	_	1	-	- -	-		1									

Exercise 2. Consider a two-way associative cache with two sets and block of 4 words. The cache is initially empty and replacement of blocks is done by using LRU. Show which of the following memory accesses are hit and which are misses: block of 2 to be a cache with two sets and block of 4 words.

memo	ry accesses are hit Hit/Miss	and which are misses:  Block number	block size: 16 by	les X 00	And A
36,	IM	2.	O	10000	A PA
32,	H	2 2	0	1/4 34 5 X	※ 小
40,	Н	2	0		7
124,	M	7	1		
56,	M	3	1		44806
104,	M	6	0	020920	0,77
8,	М	0	0	0 X 8 X 8 X	84896 3435
88,	M	. 5	1	1 7 7 7 7	Pri
48,	H	3 4	1 .		
76,	M	Ч	0		
0,	H	0	0		
100,	M	6			
16,			0		
64,	M	4	0		
20,	Н	1	1		
52,	Н	3	1	Manufacture of the second	
4,	М	0	0		
80,	M	5	1	-	
120,	M	4	1		
44,	M	2	0		
108,	М	6	D		
92,	Н	5	1		
12,	M	0	0		
60,	M	3	1		
28,	M	1	1		
84.	M	5	1		

lui s0, 0x10014 lw s1, 0(s0) lw s2, 4(s0) lui s0, 0x10010 loop: lw t0, 0(s0) addi t0, t0, s2 sw t0, 0(s0) addi s0, s0, 4 addi s1, s1, -1 bne si, zero, loop li a7, 10 ecall This program adds a constant to each entry of an array.

- 1. Question A: Assume the single clock architecture. What is the approximate total miss rate if you have a one-way associative cache with 8 blocks of 64 bytes? Do you get a lower miss rate if the cache is two-way associative with 4 blocks?
- 2. Question B: What is the speed-up (how faster is it) if we use the Risc-V multiple issue architecture with loop unrolling of 4 loops instead of the standard pipelined architecture?

Question B: Himber of clock cycles in spondard pipelined architectires

Multiple issue architecture with loop unrolling:

addi to, to, 82 (w to, 0(50) addi t1, t1, 52 lw to 4 (80) addi ta, ta, sa lu ta, 8 (50) addi t3, t3, 52 addi 30,30,16 lw t3, 12 (30) Sw to 116 (so) addi 31,81,-4 sw ts, -12(50) bue \$1, zero, loop sw ty, -4 (50) 4

speed-up = 6.4096 = 3x

3 times faster.