SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- T/C Determines True or Complementary Data at Q Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

description


These 8-bit latches are designed specifically for storing the contents of the input data bus and providing the capability of reading back the stored data onto the input data bus. The Q outputs are designed with bus-driving capability.

The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) input when the enable (\overline{EN}) input is low. Data can be read back onto the data inputs by taking the read (\overline{RD}) input low, in addition to having \overline{EN} low. When \overline{EN} is high, both the read-back and write modes are disabled. Transitions on \overline{EN} should only be made with CLK high to prevent false clocking.


The polarity of the Q outputs can be controlled by the polarity (T/\overline{C}) input. When T/\overline{C} is high, Q is the same as is stored in the flip-flops. When T/\overline{C} is low, the output data is inverted. The Q outputs can be placed in the high-impedance state by taking the output-enable (\overline{OE}) input high. \overline{OE} does not affect the internal operation of the register. Old data can be retained or new data can be entered while the outputs are off.

A low level at the clear ($\overline{\text{CLR}}$) input resets the internal registers low. The clear function is asynchronous and overrides all other register functions.

SN54ALS996 . . . JT PACKAGE SN74ALS996 . . . DW OR NT PACKAGE (TOP VIEW)



SN54ALS996 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

The -1 version of the SN74ALS996 is identical to the standard version, except that the recommended maximum I_{OL} for the -1 version is increased to 48 mA. There is no -1 version of the SN54ALS996.


The SN54ALS996 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS996 is characterized for operation from 0°C to 70°C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)




Pin numbers shown are for the DW, JT, and NT packages.



timing diagram

(T/C = H)



[†] This hold time ensures that the read-back circuit will not create a conflict on the input data bus.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I (OE, RD, EN, CLK, CLR, and T/C)	7 V
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range, T _A : SN54ALS996	-55°C to 125°C
SN74ALS996	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

recommended operating conditions

			SN	54ALS9	96	SN	UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX	UNII	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
		All inputs				2				
٧ıн	High-level input voltage	All inputs except OE, RD	2						V	
		ŌE, RD	2.2							
V_{IL}	Low-level input voltage				8.0			8.0	V	
IOH High-level output current	Q			-1			-2.6	4		
IOH	Hign-level output current	D			-0.4			-0.4	mA	
					12			24		
loL	Low-level output current	Q						48†	mA	
		D			8			8	3	
fclock	Clock frequency		0		35	0		35	MHZ	
OIOOK		CLR low	10			10				
t _W	Pulse duration	CLK low	14.5			14.5			ns	
		CLK high				14.5				
		Data before CLK↑	15			15				
	Catum times	EN low before CLK↑	10			10				
t _{su}	Setup time	CLK high before EN↑‡	15			15			ns	
		CLR high (inactive) before CLK↑	10			10				
		Data after CLK↑	1			0				
t _h	Hold time	EN low after CLK↑	5			5			ns	
		RD high after CLK↑§	5			5				
TA	Operating free-air temperatur	e	-55		125	0		70	°C	

[†] Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 V † This setup time ensures that EN will not false clock the data register. § This hold time ensures that there will be no conflict on the input data bus.

SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SN	54ALS9	96	SN			
		TEST C	ONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT
۷IK		V _{CC} = 4.5 V,	I _I = –18 mA			-1.2			-1.2	V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		
Vон		V 45V	I _{OH} = – 1 mA	2.4	3.2					V
	Q	V _{CC} = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	D	\\ 45\\	$I_{OL} = 4 \text{ mA}$		0.25	0.4				
	D	V _{CC} = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	
VOL	Q		$I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4	V
		V _{CC} = 4.5 V	$I_{OL} = 24 \text{ mA}$					0.35	0.5	
			$I_{OL} = 48 \text{ mA}^{\ddagger}$					0.35	0.5	
lozh	Q	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ
lozL	Q	$V_{CC} = 5.5 V,$	V _O = 0.4 V			-20			-20	μΑ
	D inputs	\/ F.5.\/	V _I = 5.5 V			0.1			0.1	A
1 ₁	All others	V _{CC} = 5.5 V	V _I = 7 V			0.1			0.1	mA
Livia	D inputs§	V 55V	V- 07V			20			20	^
۱н	All others	$V_{CC} = 5.5 \text{ V},$	$V_1 = 2.7 \text{ V}$			20			20	μΑ
	D inputs§	V 55V	V 0.4V			-0.1			-0.1	A
IIL	All others	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 0.4 \text{ V}$		-0.1				-0.1	mA
IOI		$\frac{V_{CC}}{CLR} = 5.5 \text{ V},$	V _O = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		35	55		35	55	
ICC		$\frac{\text{V}_{CC}}{\text{EN, RD low}}$	Outputs low		55	85		55	85	mA
		ETT, INDIOW	Outputs disabled		42	65		42	65	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 V

 $[\]mbox{\$ For I/O ports (Q}_{\mbox{A}}$ thru Q}_{\mbox{H}}), the parameters I}_{\mbox{IH}} and I}_{\mbox{IL}} include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995


switching characteristics (see Figure 1)

PARAMETER	FROM	то	V _C C _L T _A	UNIT				
	(INPUT)	(OUTPUT)	SN54A	LS996	SN74A			
			MIN	MAX	MIN	MAX		
f _{max}			35		35		MHz	
^t PLH	CLK (T/C = H or L)	0	5	30	5	28		
^t PHL		Q	5	24	5	28	ns	
^t PLH	$\overline{\text{CLR}} (T/\overline{\text{C}} = \text{L})$	Q	5	27	7	27	20	
^t PHL	$\overline{\text{CLR}} (T/\overline{\text{C}} = \text{H})$	Q	5	23	7	23	ns	
^t PLH	T/C	0	4	23	5	23	20	
^t PHL		Q	5	23	5	23	ns	
t _{PHL}	CLR	D	5	30	8	30	ns	
t _{en} ‡			2	18	3	16		
t _{dis} §	RD	D	1	19	3	19	ns	
t _{en} ‡		6	2	17	3	16		
t _{dis} §	ĒN	D	1	19	3	19	ns	
t _{en} ‡	ŌĒ	Q	2	15	4	15	ns	
t _{dis} §	OE .	3	1	11	1	10	115	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ ten = tpzh or tpzL § tdis = tphz or tpLz

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

PROPAGATION DELAY TIMES

- B. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.

Figure 1. Load Circuits and Voltage Waveforms





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-89945013A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89945013A SNJ54ALS 996FK	Samples
5962-8994501LA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8994501LA SNJ54ALS996JT	Samples
SN74ALS996DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS996	Samples
SN74ALS996DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS996	Samples
SNJ54ALS996FK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89945013A SNJ54ALS 996FK	Samples
SNJ54ALS996JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8994501LA SNJ54ALS996JT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM



17-Mar-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS996, SN74ALS996:

Catalog: SN74ALS996

Military: SN54ALS996

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS996DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012




*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ALS996DWR	SOIC	DW	24	2000	367.0	367.0	45.0	

JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.