
#### **ECE 351**

# Verilog and FPGA Design

**Lecture 1: Course overview** 

Introduction to SystemVerilog RTL and gate-level models FPGAs, ASICs, ASSPs, SoCs

Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science



2

Course Overview



#### Instructor and T/A

□ Instructor:

Roy Kravitz, <a href="mailto:roy.kravitz@pdx.edu">roy.kravitz@pdx.edu</a>, 503.913.1678 (M)

□ T/A and Grader:

■ T/A: Rishitosh Sawant, <u>risawant@pdx.edu</u>

■ Grader: Dhakshayini Koppad, <u>dkoppad@pdx.edu</u>

□ (Virtual)Office Hours:

Roy:

□ Tue, 10:30 AM - Noon (<a href="https://pdx.zoom.us/j/452550907">https://pdx.zoom.us/j/452550907</a>)

□ Wed, 7:00 PM - 8:00 PM (<a href="https://pdx.zoom.us/j/480926265">https://pdx.zoom.us/j/480926265</a>)

Rishitosh:


□ TBD

All office hours will be conducted via Zoom meetings

☐ Students will enter the Waiting room to be admitted

 We will also take appointments outside normal office hours. Email to set date/time

ECE 351 Verilog and FPGA Design




## Course Objectives

By the end of this course you should be able to:

- Describe complex digital designs using the SystemVerilog Hardware Description Language
- Implement basic testbenches needed to functional verify digital designs
- Apply design automation tools to synthesize designs in FPGAs
- Describe good coding practices for efficient synthesized designs in FPGAs
- Describe how embedded systems are implemented in FPGAs (including the role of vendor-specific, 3<sup>rd</sup> party, and custom IP)

ECE 351 Verilog and FPGA Design



3

#### Course Overview

Lecture orientation

 Lectures covering SystemVerilog for synthesis, testbenches, FPGA design flows, IP block, JTAG, embedded systems in SoC's


#### Assignments:

- Homework Problem solving but there may be some short answer, multiple choice, or True/False questions...you will be writing/simulating SystemVerilog programs
- FPGA mini-project More effort than the homework. Will rely on commercial EDA tools
  - My hope is to have you execute your design on the FPGA boards in the labs...if the labs reopen before the end of the term
- All assignments will be done individually and submitted to D2L for grading

#### Quizzes and Exams:

- Quizzes and/or graded exercises during class meeting time
- Midterm exam Thur, 07-May (week 6)
- Final exam on Mon, 08-Jun from 10:30 AM 12:05 PM (week 11)
- Quizzes and exams will be given remotely

ECE 351 Verilog and FPGA Design





#### Course Website


6

- ☐ Can access from your *my.pdx.edu* login or <a href="https://d2l.pdx.edu/">https://d2l.pdx.edu/</a>
- □ Login with your ODIN username and password
  - Announcements and course calendar
  - Lecture notes and reading material
  - Links to Zoom class meetings and recordings
  - Project releases and dropbox(es) for submissions
  - Discussion forums
  - Links

Do NOT send email from D2L – We cannot reply to it. Use your pdx.edu email address and send email to our pdx.edu email address







## Tools and Textbooks (cont'd)

Reference (optional – no readings assigned):




Logic Design and Verification Using SystemVerilog (Revised) by Donald Thomas. Publisher: CreateSpace, An Amazon.com Company; ISBN-13: 978-1523364022 (Available from the PSU Bookstore, Amazon.com and other retail outlets)



Designing Digital Systems with SystemVerilog:v2.0) by Brent E. Nelson. Independently published (June 2019); ISBN-13: 978-1075968433 (Available from Amazon.com)


ECE 351 Verilog and FPGA Design



## QuestaSim on MCECS Systems

10

- □ At PSU downtown campus
  - Intel PC Lab: FAB Baseme
  - Capstone/Digital Circuity B Basement
  - At Willow Creek
    - Works temp 560 (C 313)
    - Log in the Close CC 515)
    - Network
       slow (it could take a few minutes to login)
      - □ Suggestion: Store your projects on a Flash drive instead of using your N: drive
- Remote access through VPN (Virtual Private Network) and Remote Desktop
  - https://cat.pdx.edu/services/network/vpn-services/
  - Can set up local drives, drag/drop to copy, etc.
    - □ Secure shell and FTP (or scp)
- ☐ Remote access through Spark View (RDP)
  - Web-based no VPN connection needed
  - https://rdp.cecs.pdx.edu/



# FPGA Platform: Digilent Nexys A7\*

Available from Digilent Inc. (see syllabus for URL's and part numbers) for \$198.75 (Academic pricing) + S&H




Digilent Nexys A7-100T

- ☐ Xilinx Artix-7 FPGA in a 324-pin BGA package w/
  integrated Analog-to-digital converter
- 100MHz CMOS oscillator
- 128MiB DDR2
- Serial Flash

- □ 10/100 Ethernet PHY
  - On-board USB-JTAG
- USB-UART and USB-HID port (for mouse/keyboard)
  - 12-bit VGA port
- □ 72 I/O's routed to expansion connectors
- GPIO includes 16 LEDs, 3 tri-color LEDs, 6 buttons,16 slide switches and a 8-digit sevensegment display
- Accelerometer, PDM microphone, PWM audio out, temperature sensor, micro-SD connector

\*Digilent renamed Nexys4 DDR but it's the same board

ECE 351 Verilog and FPGA Design



**Details** 

12

Syllabus: ..\misc\ece351sp20 syllabus R1 0.pdf

Weekly Schedule: ..\misc\ece351sp20 tentative weekly schedule r1 0.pdf



# Introduction to System Verilog

#### Sources:

- Alex Pearson, Mark Faust and Roy Kravitz ECE 571 Lecture Slides
- Logic Design and Verification with System Verilog (Revised) by Donald Thomas

# What is SystemVerilog?

14

- SystemVerilog is a language and a simulator for digital systems
  - Enables a designer to model a digital system as interconnected blocks of logic (incl. primitive gates like AND, OR, ...)
  - Specifies how logic values are propagated through digital system as a function of time
- Single design language to describe, model, synthesize (turn into optimized logic blocks) and simulate simple and complex electronic digital systems
  - Attempts to merge the rich verification features and abstraction features of VHDL with the relative simplicity of describing hardware in Verilog
- □ Provides rich environment for verifying that a digital system functions correctly




## Why SystemVerilog?

- 13
- New features for high level design, RTL design, and verification
- □ Additional constructs, features
  - Reusability, Conciseness
  - Improved error detection and reporting
- ☐ Greatly improved/enhanced support for verification of complex designs (assertions, constrained randomization, support for **O**bject **O**riented **P**rogramming, ...
- ☐ More consistent behavior between synthesized hardware and simulated result

...all this...and more...yet it retains backwards compatibility w/ Verilog 2001 syntax

ECE 351 Verilog and FPGA Design



#### Why SystemVerilog in ECE 351?

16

- ☐ There is no more "Verilog"
  - Verilog spec was incorporated into SystemVerilog spec
    - Last standalone specification was Verilog 2001
    - SystemVerilog is the new name for what used to be Verilog
- □ ECE department has standardized on SystemVerilog as the Hardware Description Language we teach
  - ECE 571, 4/581, ECE 590, ECE Design Verification and Validation graduate track all teach/use it
  - SystemVerilog is a "better" language for expressing hardware behavior concisely
  - New SystemVerilog constructs and simulation kernel pretty much eliminate the race conditions that made simulation frustrating at times (...exactly how do I interpret this result?)
- Commercial simulation and synthesis tools support SystemVerilog constructs




#### Key Features: Design

17

- Data types:
  - wire, reg, integer, tri, ... (inherited from Verilog 2001)
  - logic (the more generic, go-to type)
  - C-like data types (ex: int)
  - User-defined types (ex: typedef)
  - Enumerated types (ex: enum)
  - Structures and unions (ex: struct and union)
  - Typecasting
- □ Logical and arithmetic operations
  - ~, +, -, \*, /, %, |, &, ^, !, &&, ||, ...
  - ++, --, += and other assignment operators
- Explicit constructs for combinatorial, latch-based, and flip-flop based designs
- □ Packages for definitions shared by multiple design blocks
- □ Interfaces to encapsulate communication and protocol checking

ECE 351 Verilog and FPGA Design





## Key Features: Verification

18

- Data Types
  - Strings
  - Dynamic arrays, associative arrays, queues
- □ Object Oriented Programming (e.g. Classes)
- □ Constrained Random Generation
- ☐ Assertions
- Coverage
- □ Synchronization







# SystemVerilog levels of abstraction (cont'd)

- action.
- Behavioral or Transaction Level Highest level of abstraction. A module is implemented with little (or no) concern for hardware-implementation details (function-only)
  - Very similar to C programming
- ☐ Register Transfer Level function-only w/ clock cycle timing
- ☐ Gate Level Module is implemented in terms of logic gates and interconnection between the gates
  - Similar to a logic schematic
- □ **Switch Level** Lowest level of abstraction. Module is implemented with switches, storage nodes and the interconnect between them



```
D Flip-Flop Gate Level Model
module DFF (
  output logic q,
  input logic d,
  input logic clk, reset
logic s, sbar, r, rbar, q, qbar;
logic clkbar, cbar;
not inv1(cbar, clear);
not inv2(clkbar, clk);
nand sr1g1(sbar,rbar, s);
nand srig2(s, sbar, cbar, clkbar);
nand sr2g1(r, rbar, clkbar,s);
nand sr2g2(rbar, r, cbar, d);
nand sr3g1(q, s, qbar);
nand sr3g2(qbar, q, r, cbar);
endmodule
                                                     Portland State
ECE 351 Verilog and FPGA Design
```

## D Flip-Flop RTL Model

```
23
```

```
// module DFF with asynchronous reset
module DFF(
    output logic q,
    input logic d, clk, reset,
    logic q
);

always_ff @(negedge clk or posedge reset) begin
    if (reset)
        q <= 1'b0;
    else
        q <= d;
end
endmodule</pre>
```

ECE 351 Verilog and FPGA Design



# Gate Level Modeling

Source material drawn from:

- Palnitkar ( some figures from online edition)
- · Brown and Veranasic
- ECE 351 lecture slides

#### Gate Level Modeling

2.

- ☐ SystemVerilog supports gate level modeling
  - Can replace gate level schematics and you can simulate and debug the design!
  - Provides explicit directions for synthesis tool
- □ Basic Gate Types primitives
  - and, or, xor, nand, nor, xnor logic gates
  - buf, not non-inverting and inverting buffers
  - bufif1, notif1, bufif0, notif0 tri-state buffers
  - pulldown, pullup, nmos, pmos, cmos,...

Portland State

ECE 351 Verilog and FPGA Design

#### Gate Level Modeling (cont'd)

26

- ☐ Syntax is the same for all instantiations
  - < <gate\_type> <gate\_instance>(out, in1, in2, ..., in<sub>n</sub>);

```
nand n1(OUT, IN1, IN2);

Inputs
Output
Gate instance name
Gate type
```

- Single output, but gates w/ more than 2 inputs (NAND, NOR, etc) are instantiated by simply adding more input ports
- Gate instance name is optional




# Verilog Gate Types

27

Name	Description	Usage
and	$f=(a\cdot b\cdot)$	$\mathbf{and}(f,a,b,\ldots)$
nand	$f = \overline{(a \cdot b \cdot)}$	$\mathbf{nand}(f,a,b,\ldots)$
or	$f=(a+b+\cdots)$	or $(f,a,b,)$
nor	$f=\overline{(a+b+\cdots)}$	$\mathbf{nor}(f, a, b, \dots)$
xor	$f=(a\oplus b\oplus\cdots)$	$\mathbf{xor}(f,a,b,\dots)$
xnor	$f=\overline{(a\odot b\odot \cdot)}$	$\mathbf{xnor}(f,a,b,\ldots)$
not	$f = \overline{a}$	$\mathbf{not}(f,a)$
buf	f = a	<b>buf</b> $(f,a)$
notif0	$f=(!e?\overline{a}:'bz)$	<b>notif0</b> ( <i>f</i> , <i>a</i> , <i>e</i> )
notif1	$f = (e?\underline{a}: bz)$	<b>notif1</b> ( <i>f</i> , <i>a</i> , <i>e</i> )
bufif0	$f = (!e?\overline{a}: 'bz)$	$\mathbf{bufif0}(f,a,e)$
bufif1	f = (e?a: bz)	<b>bufif1</b> ( <i>f</i> , <i>a</i> , <i>e</i> )

ECE 351 Verilog and FPGA Design





## **Truth Tables for Gates**

- SystemVerilog is a 4 valued logic simulator
  - 0, 1, x, z
- x is unknown that means it can either be a 1 or a 0
- z essentially mean open circuit, so, for example, a z input to a nand() gate has an uncertain output

and	0	1	x	z
0	0	0	0	0
1	0	1	х	х
Х	0	х	х	х
Z	0	х	х	х

xnor	0	1	х	Z
0	1	0	х	х
1	0	1	х	х
X	Х	х	х	х
Z	X	х	х	х





# **Technology Overview**


Source material drawn from:

- ASIC Design Methodology Primer, IBM ASIC Products Application Note, Initial publication 5/98
- Wikipedia
- Slideware provided by Xilinx
- Dr Song's lecture notes
- · Verilog workshop and other lecture material by Roy

## ASIC's, ASPP's and Full custom IC's

- 31
- Application Specific Integrated Circuit a custom chip designed for a very specific purpose.
  - Ex: a chip with a DSP front-end designed for a specific model of cardiac monitor made by only one manufacturer
  - Companies implement their ASIC designs in a single silicon die by mapping their functionality to a set of predesigned and verified library of circuits provided by the ASIC vendor. The components of the library are described in the ASIC vendor's databook
- Application Specific Standard Product a semi-custom chip designed for a specific application and sold to multiple customers
  - Ex: an integrated circuit that does video or audio encoding/decoding
- ☐ Full custom chip an integrated circuit designed by a single company for a specific application, usually huge volumes
  - Ex: an Intel CPU
  - Full-custom chips are developed for a specific semiconductor technology, often with huge teams of architects, logic designers, circuit designers, validation engineers, layout designers, et. al. and take several years to design


ECE 351 Verilog and FPGA Design





#### FPGA's


32


- ☐ Field Programmable Gate Array An integrated circuit designed to be configured by a customer or a designer after manufacturing—hence field-programmable
  - The FPGA configuration is generally specified using a hardware description language (HDL)
  - FPGAs can be used to implement any logical function that an ASIC can perform but the ability to update the functionality after shipping and the low non-recurring engineering costs relative to an ASIC design offer advantages for many applications
  - FPGAs contain programmable logic components called "configurable logic blocks" and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together" when the FPGA is configured (and reconfigured...and reconfigured...and reconfigured...and...)











Next Time

Topics:
Simulation w/ QuestaSim
SystemVerilog language rules
You should:

Read Sutherland Ch 1, and Ch 2Homework, projects and quizzes

■ Homework #1 will be assigned Tue, 14-Apr

