ECE 351

Verilog and FPGA Design


Lecture 6: Parameters

User-defined types

SystemVerilog Packages (time permitting)

Roy Kravitz


Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science



2

Questions about Homework #1?

Part 2: ..\misc\ECE351 HW1 CLA. r1_0.pdf



Parameters


Source material drawn from:

- · Mark F. And Roy K. ECE 571 lecture slides
- · Roy's ECE 351 and Verilog workshop lecture slides
- SystemVerilog for Design, 2nd Edition by Stuart Sutherland
- RTL Modeling with SystemVerilog by Stuart Sutherland
- Logic Design and Verification Using SystemVerilog by Donald Thomas

Unleashing reusability and configurability

4

- □ "SystemVerilog provides:
 - parameter Can be redefined during elaboration using defparam
 - localparam Elaboration-time constant that cannot be redefined
 - specparam Can be redefined at elaboration time from SDF files
- ☐ SystemVerilog "borrows" const from C
 - Can be declared in dynamic contexts (e.g. automatic tasks and functions)
 - Can be assigned the value of a net or var instead of a constant expression
 - Can be assigned a value of an object defined elsewhere in design hierarchy



Parameters

- ☐ Assign a value to a symbolic name
- ☐ Used to make configurable (reusable) modules
- □ Used as default values when module is instantiated but...
 - Can be changed when the module is instantiated
 - Can be changed hierarchically using defparam

ECE 351 Verilog and FPGA Design



Parameters (cont'd)

6

5

Parameters can/should be included in module port list

```
module adder


#(parameter MSB = 32, LSB = 0)

(output logic [MSB:LSB] sum,
   output logic co,
   input logic [MSB:LSB] a, bc
   input logic ci);
```

☐ Parameters can/should be sized and typed

parameter [31:0] A; // unsigned 32-bit parameter

parameter signed [63:0] B; // signed 64-bit parameter



```
7
Local Parameters
□ True constant
       Cannot be redefined outside the module
       Cannot be redefined hierarchically
module paramram
  #(
       parameter D_WIDTH = 8,
       parameter A_WIDTH = 8
      input [D_WIDTH-1:0] d,
       input [A_WIDTH-1:0] a,
       input wr,
       output wire [D_WIDTH-1:0] q
    );
   localparam DEPTH = (2**A_WIDTH)-1;
    logic [D_WIDTH-1:0] mem [DEPTH:0]; // declare memory array
    always @(wr) mem[a] = d; // write
    assign q = mem[a]; //read
```

endmodule

```
Constants (const)

const logic [23:0] C1 = 7; // 24-bit constant const int C2 = 15; // 32-bit constant const real C3 = 3.14; // real constant const C4 = 5; // ERROR, no type

const must include a type

ECE 351 Verilog and FPGA Design
```

`define

9

- ☐ `define
 - defines a global text substitution
 - cannot be redefined

```
`define size 8

logic [`size - 1:0] a, b;

always @(posedge clk)
    a <= b;</pre>
```

This is NOT the same as a parameter...if you're familiar w/ C it'd be better to think this way:

- parameter <-> const
- `define <-> #define

ECE 351 Verilog and FPGA Design



User Defined Types - Typedefs

- · Mark F. and Roy K. ECE 571 lecture slides
- RTL Modeling with SystemVerilog by Stuart Sutherland
- Logic Design and Verification Using SystemVerilog by Donald Thomas

Typedef 11

 SystemVerilog permits the user to create new types as in C using the keyword typedef

- Usual scope rules apply...types can be defined:
 - locally (in module)
 - in packages
 - externally (in compilation units)
- □ Naming conventions:
 - Can be any legal identifier but should use a naming convention because the typedef and declarations of that typedef can be separated by a lot of code
 - A typedef could be confusing if the typedef name is similar to a module or variable name
 - Suggestion: add _t as a suffix to the user-defined name

ECE 351 Verilog and FPGA Design



Typedef example

12



13

Sharing Types

To share a user-defined type put the typedef in a package

ECE 351 Verilog and FPGA Design



User Defined Types - Enumerated Types

- · Mark F. and Roy K. ECE 571 lecture slides
- RTL Modeling with SystemVerilog by Stuart Sutherland
- Logic Design and Verification Using SystemVerilog by Donald Thomas

15

Enumerated Types

- □ Verilog 2001 required use of `define or parameter (no error checking on assignments) to name states, opcodes, etc.
- SystemVerilog allows you to declare a type with an explicit list of valid values: enum {red, green, blue} RGB;

```
'define FETCH 3'h0
                                                           always @(posedge clock, negedge resetN)
'define WRITE 3'h1
                                                             if (!resetN) State <= WAITE;</pre>
 define ADD 3'h2
                                                                         State <= NextState;
`define SUB 3'h3
`define MULT 3'h4
                                                           always @(State) begin
define DIV 3'h5
                                                              WAITE: NextState = LOAD;
define SHIFT 3'h6
define NOP 3'h7
                                                               LOAD: NextState = STORE;
                                                              STORE: NextState = WAITE;
module controller (output reg
                                       read, write,
                                                             endcase
                    input wire [2:0] instruction,
                   input wire
                                      clock, resetN);
                                                           always @(State, instruction) begin
 parameter WAITE = 0,
                                                             read = 0; write = 0;
if (State == LOAD && instruction == `FETCH)
            LOAD = 1.
            STORE = 2;
                                                             else if (State == STORE && instruction == `WRITE)
 reg [1:0] State, NextState;
                                                              write = 1;
                                                         endmodule
```

ECE 351 Verilog and FPGA Design



Enumerated Types (cont'd)

16

```
package chip types;
 typedef enum {FETCH, WRITE, ADD, SUB,
             MULT, DIV, SHIFT, NOP } instr_t;
endpackage
module controller (output logic
                            read, write,
                input instr_t instruction,
                input wire clock, resetN);
 enum {WAITE, LOAD, STORE} State, NextState. Imports definition and type labels
 always_ff @(posedge clock, negedge resetN)
   always_comb begin
    WAITE: NextState = LOAD;
     LOAD: NextState = STORE;
     STORE: NextState = WAITE;
   endcase
 end
 always_comb begin
   read = 0; write = 0;

if (State == LOAD && instruction == FETCH)
   else if (State == STORE && instruction == WRITE)
                                                        Portland State
    write = 1;
 end
endmodule
```

Enumerated Types (cont'd)

18

☐ SystemVerilog provides shorthand for specifying ranges of labels

```
enum {RESET, S[5], W[6:9]} state;
```

Creates an enumerated list with the labels RESET, S0..S4, W6..W9


□ Labels must be unique within their scope (e.g. module, begin…end block, compilation unit, interfaces…)

```
module FSM (...);
...
always @(posedge clock)
begin: fsml
enum (STOP, GO) fsml_state;
...
end
always @(posedge clock)
begin: fsm2
enum (WAITE, GO, DONE) fsm2_state;
...
end
...
Same label, same scope

different scope

begin: fsm2
enum (WAITE, GO, DONE) fsm2_state;
...
end
...
```

ECE 351 Verilog and FPGA Design



Enumerated Type Values

19


- SystemVerilog by default represents values for enumerated types as int with first label represented by value of 0, second label with value of 1, etc.
 - User can override (e.g. to map values to specific hardware one-hot, Gray code, etc)
 - Not required to specify all values
 - □ Unspecified values continue numbering from previous value

```
enum \{\text{ONE} = 1, \\ \text{FIVE} = 5, \\ \text{TEN} = 10 \} \text{ state;} enum \{\text{A=1, B, C, X=24, Y, Z}\} \text{ list1;} enum \{\text{A=1, B, C, D=3}\} \text{ list2;} // ERROR
```

- SystemVerilog permits an explicit base type (with size)
 - Values must be compatible.

```
// enumerated type with a 1-bit wide,
// 2-state base type
enum bit {TRUE, FALSE} Boolean;

// enumerated type with a 2-bit wide,
// 4-state base type
enum logic [1:0] {WAITE, LOAD, READY} state;
enum logic [2:0] {WAITE = 3'b001,
LOAD = 3'b010,
READY = 3'b100} state;
```



Enumerated Type Values (cont'd)

20

Legal or not?

ECE 351 Verilog and FPGA Design




Enumerated Types (cont'd)

21

☐ Creating a typedef allows creation of multiple variables of same enumerated type in different places

```
typedef enum {WAITE, LOAD, READY} states_t;
states t state, next state;
```


- ☐ Enumerated types are semi-strongly and can only be assigned:
 - A label from its enumerated type list
 - Another enumerated type of the same type (declared with same typedef definition)
 - A value cast to the typedef type of the enumerated type



22

Enumerated Types (cont'd)


ECE 351 Verilog and FPGA Design



System tasks & methods for enumerated types²³

SystemVerilog provides several special system functions called methods to iterate through the values in an enumerated type list

```
// Return value of first member in enumerated
<enum_var>.first
                      // list of var
                      // Return value of last member in enumerated
<enum_var>.last
                      // list of var
<enum var>.next(<N>) // Return value of next member in enumerated
                      // list. If N provided return Nth next member
<enum_var>.prev(<N>)
                     // Return value of previous member in enumerated
                      // list.If N provided return Nth previous member
                      // Return the number of labels in the enumerated
<enum_var>.num
                      // list of var
                     // Return string representation of label for
<enum_var>.name
                      // value
```



```
24
```

Parameterized Types

```
module adder #(parameter type dtype = logic [0:0]) // default is 1-bit size
        input dtype a, b,
        output dtype sum
);
assign sum = a + b;
endmodule
module top (
        input logic [15:0] a, b,
        input logic [31:0] c, d,
        output logic [15:0] r1,
        output logic [31:0] r2
);
adder #(.dtype(logic [15:0])) i1 (a, b, r1); // 16 bit adder
adder #(.dtype(logic signed [31:0])) i2 (c, d, r2); // 32-bit signed adder
endmodule
                                                             Portland State
  ECE 351 Verilog and FPGA Design
```

User Defined Types – Struct(ures) and Unions

- · Mark F. and Roy K. ECE 571 lecture slides
- RTL Modeling with SystemVerilog by Stuart Sutherland
- Logic Design and Verification Using SystemVerilog by Donald Thomas

Struct(ure)s

26


```
typedef enum {Request, Response, Broadcast} PacketType;

typedef struct {
    int ID;
    PacketType Type;
    int CheckSum;
    byte Data[1024];
    } Packet_t;

Packet_t SamplePacket;

SamplePacket.ID = 0;
SamplePacket.Type = Request;
.
.
.
```

ECE 351 Verilog and FPGA Design



Packed Structs

27


 Packed structs give you more control over how bits are laid out in memory


```
typedef struct {bit [7:0] r, g, b;} pixel_s;
pixel_s my_pixel;

Consumes 3 words

typedef struct packed {bit [7:0] r, g, b;} pixel_p_s;
pixel_p_s my_pixel;

Consumes 3 bytes
```





```
Initializing Structures

initial begin
typedef struct {int a;
byte b;
shortint c;
int d;} my_struct_s;
my_struct_s st = '{32'haaaa_aaaad,
8'hbb,
16'hccc,
32'hdddd_dddd};

$display("str = %x %x %x %x ", st.a, st.b, st.c, st.d);
end

ECE 351 Verilog and FPGA Design
```

Unions 30

 Stores several types (mutually exclusive fields) in the same bits

```
typedef union { int i; real f; } num_u;
num_u un;
un.f = 0.0; // set value in floating point format
```

ECE 351 Verilog and FPGA Design



SystemVerilog Packages

- · Mark Faust and Roy Kravitz ECE 571 lecture slides
- SystemVerilog for Design, 2nd Edition by Stuart Sutherland

Declaration Spaces

Limitations of Verilog 2001:

- Variables, nets, tasks, functions must be declared in a module
 - Modeling: must be used only within the module where declared
 - Verification: can use hierarchical references into other modules
 - □ Don't represent hardware behavior
 - □ Aren't synthesizable
- □ No place for global declarations (ex: global functions and tasks)
 - Declarations used in multiple blocks must be declared in each block
 - Results in redundancy (and therefore source of errors when changes made)
 - include files only a partial solution

SystemVerilog specification includes packages:

- Concept borrowed from VHDL (Java, OOP languages, ...)
- package..endpackage keywords

Portland State

ECE 351 Verilog and FPGA Design

Packages

- ☐ A SystemVerilog package can include the following synthesizable constructs:
 - parameter and localparam constant definitions
 - const variable definitions
 - typedef user-defined types
 - Fully automatic task and function definitions
 - import statements from other packages
 - Operator overload definitions

```
package definitions;
parameter VERSION = "1.1";
typedef enum {ADD, SUB, MUL} opcodes_t;
typedef struct {
  logic [31:0] a, b;
  opcodes_t opcode;
} instruction_t;
function automatic [31:0] multiplier (input [31:0] a, b);
  // code for a custom 32-bit multiplier goes here
  return a * b; // abstract multiplier (no error detection)
endfunction
endpackage
```

ECE 351 Verilog and FPGA Design



33

32

Referencing Package Contents

- Modules and interfaces can reference definitions and declarations in a package
 - Direct reference using a scope resolution operator
 - Import specific package items into the module or interface
 - Wildcard import package items into the module or interface

```
module ALU
                                                                                   parameter VERSION = "1.1";
    (input definitions::instruction_t IW,
  input logic close
                                                                                    typedef enum {ADD, SUB, MUL} opcodes_t;
                                                                                   typedef struct {
  logic [31:0] a, b;
  opcodes_t opcode;
} instruction_t;
                                                           clock,
                                                                                 function automatic [31:0] multiplier (input [31:0] a, b);

// code for a custom 32-bit multiplier goes here
return a * b; // abstract multiplier (no error detection)
endfunction
endpackage
     output logic [31:0]
    );
       always_ff @(posedge clock) begin
           case (IW.opcode)
              definitions::ADD : result = IW.a + IW.b;
              definitions::SUB : result = IW.a - IW.b;
              definitions::MUL : result = definitions::
                                                                  multiplier(IW.a, IW.b);
           endcase
        end
     endmodule
                                                                                                               Portland State
ECE 351 Verilog and FPGA Design
```

Importing SystemVerilog packages

35

34

```
parameter VERSION = "1.1";
module ALU
                                                                   typedef enum [ADD, SUB, MUL] opcodes_t;
                                                                     typedef struct (
logic [31:0] a, b;
opcodes_t opcode
) instruction_t;
(input definitions::instruction_t IW,
 input logic
                                                        clock.
 output logic [31:0]
                                                        result
                                                                     function automatic [31:0] multiplier (input [31:0] a, b);
  // code for a custom 32-bit multiplier goes here
  return a * b; // abstract multiplier (no error detection)
endfunction
   import definitions::ADD;
   import definitions::SUB;
   import definitions::MUL;
   import definitions::multiplier
   always comb begin
      case (IW.opcode)
         ADD : result = IW.a + IW.b;
         SUB : result = IW.a - IW.b;
         MUL : result = multiplier(IW.a, IW.b);
      endcase
   end
endmodule
```

Caution: Importing an enumerated type definition doesn't import the labels used in the definition Portland State

36 Importing SystemVerilog packages(cont'd) parameter VERSION - "1.1"; Why? typedef enum {ADD, SUB, MUL} opcodes_t; typedef struct { logic [31:0] a, b; opcodes_t opcod) instruction_t; module ALU input definitions::instruction_t IW, function automatic [31:0] multiplier (input [31:0] a, b); // code for a custom 32-bit multiplier goes here return a * b : // abstract multiplier (no error detects) andfunction Objectage input logic clock output logic [31:0] import definitions::*; >> wildcard import always_comb begin imports all definitions case (IW.opcode) ADD : result = IW.a + IW.b; SUB : result = IW.a - IW.b; MUL : result = multiplier(IW.a, IW.b); end endmodule Portland State ECE 351 Verilog and FPGA Design

37 Importing SystemVerilog packages(cont'd) ...Employ C Programming trick ifndef DEFS DONE // if the already-compiled flag is not set... 'define DEFS DONE // set the flag package definitions; parameter VERSION = "1.1"; typedef enum {ADD, SUB, MUL} opcodes_t; typedef struct { logic [31:0] a, b; opcodes_t opcode; } instruction t; function automatic [31:0] multiplier (input [31:0] a, b); // code for a custom 32-bit multiplier goes here return a * b; // abstract multiplier (no error detection) endfunction endpackage import definitions::*; // import package into \$unit 'include "definitions.pkg" Portland State ECE 351 Verilog and FPGA Design

38 Importing SystemVerilog packages(cont'd) 'include "definitions.pkg" // compile the package file module ALU (input instruction_t IW, input logic output logic [31:0] result always_comb begin case (IW.opcode) ADD : result = IW.a + IW.b; SUB : result = IW.a - IW.b; 'include "definitions.pkg" // compile the package file MUL : result = multiplier(IW.a, | module test; instruction t test word; endcase logic [31:0] alu_out; logic clock = 0; end endmodule ALU dut (.IW(test_word), .result(alu_out), .clock(clock)); always #10 clock = ~clock; initial begin @ (negedge clock) test_word.a = 5; test_word.b = 7; test word.opcode = ADD; \$display("alu_out = %d (expected 12)", alu_out); \$finish; endmodule Portland State ECE 351 Verilog and FPGA Design

SystemVerilog package "gotchas"

39

- Variables in packages
 - In simulation, value of variable will be shared among all modules importing the variable
 - Not synthesizable (must use module ports to communicate)
- To be synthesizable, all tasks and functions must be declared automatic and not contain static variables
 - Storage for automatics allocated at time called
 - Each module referencing a task/function's sees unique copy
 No sharing of storage
 - Tasks and functions defined in a package will be duplicated and treated as though defined in any module that references them



Next Time

- □ Topics:
 - Packages (wrap-up)
 - Typecasting
 - RTL expression operators
- □ You should:
 - Review Sutherland Ch 5
- □ Homework, projects and quizzes
 - Homework #1 has been posted. Should be completed by 10:00 PM on Wed, 22-Apr
 - □ (60 pts) True/False, multiple choice and short answers. Should be completed online on D2L
 - □ (40 pts) SystemVerilog programming and simulation. Should be submitted to your Homework #1 dropbox on D2L
 - The .sv source code that you wrote
 - QuestaSim (or ModelSim) transcript showing that your design work correctly

