ECE 351

Verilog and FPGA Design

Lecture 4: Literals, nets, and vars "in-class" exercise (worth 20 pts)

Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science



Literals, nets, and vars

Source material drawn from:

- · Alex P., Mark F. and Roy K. ECE 571 lecture slides
- Roy K. ECE 351 and Verilog Workshop lecture slides
- Logic Design and Verification Using SystemVerilog (Revised) by Donald Thomas
- RTL Modeling with SystemVerilog for simulation and Synthesis by Stuart Sutherland

3 Literals sized or unsized: <size>'[s]<radix><number> ■ **Sized** example: 3′b010 = 3-bit wide binary number ☐ The prefix (3) indicates the size of number ■ **Unsized** example: 123 = 32-bit wide decimal number by default ■ **Signed** example: -8'sd39 = 8-bit wide signed number Defaults ■ No specified <base format> defaults to **decimal** No specified <size> defaults to 32-bit number ■ No "s" defaults to unsigned Radix: Decimal ('d or 'D) 16'd255 = 16-bit wide decimal number Hexadecimal ('h or 'H) 8'h9a = 8-bit wide hexadecimal number ■ Binary ('b or 'B) "b1010 = 32-bit wide binary number Octal ('o or 'O) 'o21 = 32-bit wide octal number Portland State ECE 351 Verilog and FPGA Design

Literals (cont'd) '_' (underscore): used for readability (ignored) Example: 32'h21_65_bc_fe = 32-bit hexadecimal number 'x' or 'X' (unknown value) Example: 12'hxxx = 12-bit hexadecimal number, unknown state 'z' or 'Z' (high impedance value) Example: 1'bz = 1-bit high impedance number '?' can used in place of 'z' or 'Z' to represent hi-impedance and don't care

Mismatched size and values	5
□ Legal to specify a literal integer with a bit-width != number of bits required:	
■ 4'hFACE // 4-bit width, 16-bit unsigned value	
■ 16'sh8 // 16-bit size, 4 bit signed value, MSB set	
■ 32'bz // 32-bit width, 1-bit unsigned valued	
☐ SystemVerilog will adjust to match according to these rules:	
■ When size < #bits than value, left-most bits truncated	
■ When size > #bits than value, value is left-extended	
$\ \square$ if left-most bit of value is 0 or 1, additional bits filled w/ 0	
\square If left-most bit of value is Z, upper bits are filled w/ Z	
\square If left-most bit of value is X, upper bits are filled w/ X	
 e.g. Value is not sign extended even is literal integer is specified as signed. Sign extension occurs when signed literal value is used in operations and assignment statements 	
ECE 351 Verilog and FPGA Design Portland Sta	te

```
Mismatched size and values

Your turn:

4'hFACE //
16'sh8 //
32'bz //

4'hFACE // truncates to 4'hE
16'sh8 // extends to 16'hsh0008
32'bz // extends to 32'hZZZZZZZZ
```

Vector fill and floating-point literal values

- SystemVerilog provides a special form of unsized literals:
 - Sets all bits of vector of any size to 0, 1, X, or Z
 - Vector size is automatically determined based on context
 - □ '0 fills all bits on the LHS w/ 0
 - $\ \square$ `1 fills all bits on the LHS w/ 1
 - □ 'z or 'Z fills all bits on the LHS w/ z
 - □ 'x or 'X fills all bits on the LHS w/ x
 - Important construct for modeling scalable designs (i.e. different vector widths for different design configurations)
- ☐ Floating-point literal values (real numbers):
 - Represented using 64-bit double precision floating point values
 - □ Examples: 3.1567, 5.0, 0.5
 - Real numbers not typically supported by synthesis tools

Portland State

8

7

ECE 351 Verilog and FPGA Design

Vectors and Part Select

 Verilog net and variable data types more than one bit wide are called vectors

```
Examples:
```

- Select part of a vector
 - Examples:



Vector Part Select

9

- Part select can include expressions of variables
 my_byte = word[n*8+7:n*8]; //selects nth byte of word
- □ Part select increment and decrement function [<starting_bit>+:<width>] increments from starting_bit [<starting_bit>-:<width>] decrements from starting_bit
- □ Examples:

```
logic [127:0] vector_le;
logic [0:127] vector_be;
my_byte = vector_le[31-:8];    //selects vector_le[31:24]
my_byte = vector_le[24+:8];    //selects vector_le[31:24]
my_byte = vector_be[31-:8];    //selects vector_be[24:31]
my_byte = vector_be[24+:8];    //selects vector_be[24:31]
my_byte = vector_le[n*8+:8];    //selects nth byte of vector_le
my_byte = vector_be[n*8+:8];    //selects nth byte of vector_be
```

Source: Verilog 2001 A guide to the New Features of the Verilog Hardware
Description Language by Stuart Sutherland

Portland State

FPGA Design

ECE 351 Verilog and FPGA Design

10

Types and Data types

- SystemVerilog introduces notion of type and data type
 - type indicates whether identifier is a net or a variable
 - data type indicates the value system (0/1 for two-state logic, 0/1/X/Z for four-state logic)
- Data types are used in RTL modeling to indicate desired silicon behavior
 - ex: should an adder perform signed or unsigned arithmetic
- ☐ Type:
 - Nets are used to connect design blocks together
 - ☐ Transfers data values from a source (driver) to a destination (receiver)
 - □ SystemVerilog supports several net types
 - □ Net types are always 4-state data types
 - Variables provide temporary storage for simulation
 - Required on LHS of procedural block assignments
 - ☐ Can be either 2-state or 4-state data types




Types and Data types (cont'd)

11


- ☐ type wire, wand, ... (net) or var
 - keyword for general purpose variable is var
 - When type is omitted from declaration var is implied
- □ data type logic (4-state), bit (2-state), reg (4-state), ...
 - When data type is omitted logic is implied
 - reg maintains compatibility w/ Verilog but use logic for your designs

ECE 351 Verilog and FPGA Design



Types and Data types (cont'd)

12



var implied
logic resetN; // a 1-bit wide 4-state variable
logic [63:0] data; // a 64-bit wide variable
logic [0:7] array [0:255]; // an array of 8-bit
variables



Synthesizable variable data types

13

Туре	Representation
reg	An obsolete general purpose 4-state variable of a user-defined vector size; equivalent to var logic
logic	Usually infers a general purpose var logic 4-state variable of a user-defined vector size, except on module input/inout ports, where wire logic is inferred
integer	A 32-bit 4-state variable; equivalent to var logic [31:0]
bit	A general purpose 2-state var variable with a user-defined vector size; defaults to a 1-bit size if no size is specified
int	A 32-bit 2-state variable; equivalent to var bit [31:0]; synthesis compilers treat int as the 4-state integer type
byte	An 8-bit 2-state variable; equivalent to var bit [7:0]
shortint	A 16-bit 2-state variable; equivalent to var bit [15:0]
longint	A 64-bit 2-state variable; equivalent to var bit [63:0]

ECE 351 Verilog and FPGA Design

Source: Sutherland, Table 3-1



SystemVerilog 2-State Variables

14

- ☐ Useful for modeling at higher levels of abstraction than RTL (e.g. system, transaction)
 - Higher level models seldom require z, x which take up more memory and are slower to simulate
- Most of the 2-state types are signed by default
 - Can override w/ the unsigned keyword

int s_int; // signed 32-bit variable
int unsigned u_int; // unsigned 32-bit variable

- Common uses:
 - Bus functional models
 - Interfacing Verilog models to C/C++ models using SystemVerilog Direct Programming I/F
 - Loop variables (aren't synthesized, don't require z, x states)



SystemVerilog 2-State Variables (cont'd)

15


□ 2-state types:

bit 1-bit 2-state integer

shortint 8-bit 2-state integer (similar to C char)
shortint 16-bit 2-state integer (similar to C short)
int 32-bit 2-state integer (similar to C int)
longint 64-bit 2-state integer (similar to C longlong)

- Synthesis treats 4-state and 2-state variables the same way
- 2-state data types are initialized to 0 in simulation but not in synthesized hardware
- 4-state variables can be assigned to 2-value data types but be careful...

ECE 351 Verilog and FPGA Design



SystemVerilog 2-State Variables (cont'd)

16

4-state variables can be assigned to 2-value data types but use care when connecting 2-state variables in testbench to design under test, especially outputs.

- □ 4-state variables driving x or z to a 2-state variable will be (silently) converted to 2-state value (0) and your testbench will never know
- □ Use \$isunknown() which returns 1 if any bit of the expression is x or z.

☐ Use \$countbits() to count number of bits having a specified set of values (0, 1, x, z)

```
assert (!$isunknown(data)
else $error ("data has %0d bits with x or z", $countbits (data, 'x, 'z));

ECE 351 Verilog and FPGA Design

Portland State
```

17

Variable Assignment Rules

- ☐ A variable can receive a value from any one of these ways:
 - Assigned a value from single always_comb, always_ff, or always_latch procedural block
 - Assigned a value from single continuous assignment statement
 - As the result of an assignment operator such as ++
 - As an input to a module, task or function
 - As a connection to an output port of a module instance, task or function instance or primitive (gate level) instance
- A variable can only be assigned by a single source, however multiple assignments to a variable in the same procedural block is treated as a single driver

```
logic [15:0] q; //16-bit 4-state unsigned variable
always_ff @(posedge clk)
  if (!rstN)
    q <= '0;
  else
    q <= d</pre>
```




Variable Assignment Rules (cont'd)

18

var(iables) cannot be driven by multiple sources but nets can

```
module add_and_increment (output logic [63:0] sum,
                         output logic
                         input logic [63:0] a, b );
  always @(a, b)
   sum = a + b;
                        // procedural assignment to sum
  assign sum = sum + 1; // ERROR! sum is already being
                         // assigned a value
  look ahead il (carry, a, b); // module instance drives carry
 overflow_check i2 (carry, a, b); // ERROR! 2nd driver of carry
endmodule
module look_ahead (output wire
                  input logic [63:0] a, b);
endmodule
module overflow_check (output wire
                                          carry,
                       input logic [63:0] a, b);
endmodule
```

ECE 351 Verilog and FPGA Design




Non-synthesizable variable data types

19

Туре	Representation
real	A double precision floating-point variable
shortreal	A single precision floating-point variable
time	A 64-bit unsigned 4-state variable with timeunit and timeprecision attributes
realtime	A double precision floating-point variable, identical to real
string	A dynamically sized array of byte types that can store a string of 8-bit ASCII characters
event	A pointer variable that stores a handle to a simulation synchronization object
class handle	A pointer variable that stores a handle to a class object (the declaration type is the name of a class, not the keyword class)
chandle	A pointer variable that stores pointers passed into simulation from the SystemVerilog Direct Programming Interface
virtual interface	A pointer variable that stores a handle to an interface port (the interface keyword is optional)

ECE 351 Verilog and FPGA Design


Source: Sutherland, Table 3-2



Net types

20

- Used to connect design elements together
 - ex: connecting the output port of one module to the input port of another module
- Nets differ from variables in these significant ways:
 - Nets reflect the current value of the driver(s) on the net (i.e. no temporary storage)
 - Nets can resolve the results of multiple drivers
 - Nets reflect both a driver value (0, 1, Z, or X) and a driver strength
 - □ Strength is represented in steps from 0 (weak, low drive) to 7 (strong, high drive)
 - □ Default drive strength is 6 (strong)
 - Strengths are NOT used in RTL modeling (dependent on target technology)



Synthesizable Net Types

21

Туре	Representation
wire	An interconnecting net that resolves multiple drivers using CMOS behavior
tri	A synonym for wire, and identical in all ways. Can be used to emphasize nets that are expected to have tri-state values
supply0	An interconnecting net that has a constant logic 0, at the supply strength level. Can be used to represent a ground rail (GND, VSS)
supply1	An interconnecting net that has a constant logic 1, at the supply strength level. Can be used to represent a supply rail (VCC, VDD)

ECE 351 Verilog and FPGA Design

Portland State

22

Source: Sutherland, Table 3-3

"Generally" Non-synthesizable Net Types

Type	Representation
uwire	An interconnecting net that does not permit or resolve multiple drivers
pull0	An interconnecting net that has the behavior of having a pull-down resistor tied to the net
pull1	An interconnecting net that has the behavior of having a pull-up resistor tied to the net
wand	An interconnecting net that resolves multiple drivers by ANDing the driven values
triand	A synonym for wand, and identical in all ways; can be used to emphasize nets that are expected to have tri-state values
wor	An interconnecting net that resolves multiple drivers by ORing the driven values
trior	A synonym for wor, and identical in all ways; can be used to emphasize nets that are expected to have tri-state values
trireg	An interconnecting net with capacitance; if all drivers are at high- impedance, the capacitance reflects the last resolved driven value

ECE 351 Verilog and FPGA Design

Portland State Source: Sutherland, Table 3-4

23

Net assignment and connection rules


- □ Nets can receive a value from two types of sources:
 - As a connection to an output or inout port
 - As the LHS of a continuous assignment (and assign statement)
- Any changes on the RHS of an assignment cause the LHS to be reevaluated and LHS updated
 - LHS can be a variable or a net

```
wire [15:0] sum;
assign sum = a + b;
```

 An implicit continuous assignment combines the declaration of a net and the assignment

```
wire [15:0] sum = a + b;
```

- □ Rules for resolving port/connection mismatches:
 - port size < net or variable size leftmost bits truncated</p>
 - Port size > net or variable size value of net is left-extended
 - ☐ If either port or net/variable is unsized zero-extended
 - ☐ If both port and net/variable are sighed sign-extended



ECE 351 Verilog and FPGA Design


Putting it all together (implementing an 8-bit ripple-carry adder)

Steps:

- Create a gate-level module for a single-bit full adder
- Create a 4-bit ripple carry adder by instantiating and connecting 4 single-bit full adders
- Create an 8-bit ripple carry adder DUT by instantiating and connecting two instances of the 4-bit ripple carry adder
- Simulate your design with the testbench I provided
- Submit your source code and a transcript showing your simulation results to the Quiz 1 dropbox on D2L
 - Due to D2L by Noon on Friday


Single-bit full adder schematic

25




Write a SystemVerilog module (file: fa.sv) that implements this schematic using gate-level modeling


ECE 351 Verilog and FPGA Design



Single-bit full adder module starter code

26






4-bit adder module starter code

28


```
// adder 4bits.sv - 4 bit adder
         // Author: <name> (<email address>)
         module adder_4bits (
          input logic [3:0] A, B,
          input logic CO,
          output logic [3:0] S,
          output logic C4
         );
         // internal variables
         wire C1, C2, C3;
         // instantiate and connect four FA's
         // ADD YOUR CODE HERE
         endmodule: adder_4bits
                                       Portland State
ECE 351 Verilog and FPGA Design
```



```
30
Top level starter code
        // dut.sv - 8-bit Ripple Carry Adder
        //
        // Author: <name> (<email address>)
        module dut (
         input logic [7:0] ain, bin,
         input logic cin,
         output logic [7:0] sum,
         output logic cout
        );
        timeunit 1ns/1ns;
        // ADD YOUR CODE HERE
        endmodule: dut
                                     Portland State
ECE 351 Verilog and FPGA Design
```

Simulate your design

31



Build a project in QuestaSim and simulate your design. Submit your SystemVerilog source code and a transcript of your successful simulation to D2L by Noon on Friday

ECE 351 Verilog and FPGA Design



32

Next Time

- □ Topics:
 - Packed and unpacked arrays
 - Parameters and constants
 - User-defined types
- ☐ You should:
 - Read Sutherland Ch 4
 - Simulate and submit your "in-class" exercise results to D2L. Include the SystemVerilog code that you wrote and a transcript showing your simulation results. Put all of the files and the transcript in a single .zip or rar file named <yourname>_quiz1 (ex: rkravitz_quiz1.zip)
 - □ Deadline is Noon on Friday 10-April
- Homework, projects and quizzes
 - Homework #1 will be assigned Tue, 14-Apr

