#### **ECE 351**

### Verilog and FPGA Design

Lecture 2: FPGAs, ASICs, ASSPs, SoCs (wrap-up) Simulation w/ QuestaSim

Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science



## FPGA's, ASIC's, SoC's (wrap-up)

#### Source material drawn from:


- ASIC Design Methodology Primer, IBM ASIC Products Application Note, Initial publication 5/98
- Wikipedia
- · Slideware provided by Xilinx
- Dr Song's lecture notes
- Roy's ECE 540 lecture notes

ASIC's, ASPP's and Full custom IC's

3

- Application Specific Integrated Circuit a custom chip designed for a very specific purpose.
  - Ex: a chip with a DSP front-end designed for a specific model of cardiac monitor made by only one manufacturer
  - Companies implement their ASIC designs in a single silicon die by mapping their functionality to a set of predesigned and verified library of circuits provided by the ASIC vendor. The components of the library are described in the ASIC vendor's databook
- Application Specific Standard Product a semi-custom chip designed for a specific application and sold to multiple customers
  - Ex: an integrated circuit that does video or audio encoding/decoding
- ☐ Full custom chip an integrated circuit designed by a single company for a specific application, usually huge volumes
  - Ex: an Intel CPU
  - Full-custom chips are developed for a specific semiconductor technology, often with huge teams of architects, logic designers, circuit designers, validation engineers, layout designers, et. al. and take several years to design


ECE 351 Verilog and FPGA Design




FPGA's

4

- □ Field Programmable Gate Array An integrated circuit designed to be configured by a customer or a designer after manufacturing—hence field-programmable
  - The FPGA configuration is generally specified using a hardware description language (HDL)
  - FPGAs can be used to implement any logical function that an ASIC can perform but the ability to update the functionality after shipping and the low non-recurring engineering costs relative to an ASIC design offer advantages for many applications
  - FPGAs contain programmable logic components called "configurable logic blocks" and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together" when the FPGA is configured (and reconfigured...and reconfigured...and reconfigured...and...)








SiFive FE310-G002 top-level block diagram


ECE 351 Verilog and FPGA Design


rortland State














# Simulating Digital Systems

Source material drawn from:


- SystemVerilog for Design: Overview by Donald Thomas
- RTL Modeling with SystemVerilog for Simulation and Stimulus by Stuart Sutherland

#### Some basic terms

13

- System (or model) state
  - Includes variables and things intended to become nets and registers
  - Every variable deep in instantiated modules is uniquely named (hierarchical naming)
  - Statically defined
- Events and their flavors
  - Events are tuples:
    - □ something to do, and
    - a time to do it
  - Update Event a value-change scheduled to occur at a given time
    - □ e.g., b is set to 1 at time 15
  - Evaluation Event (sometimes "execution event") a model (always, initial...) to resume executing at a given time






Event regions

15

- Events in a begin-end statement group are scheduled into an event region and executed in the order in which the statements are listed
- □ Events from concurrent processesare scheduled into the event region in an arbitrary order chosen by the simulator
- ☐ Simulators will execute all scheduled events in a region before transitioning to the next region
- As events are processed, they are permanently removed from the event list
- ☐ Each region will be empty before simulation proceeds to the next region
- As events are processed in a later region, they can possibly schedule new events in a previous region
- ☐ The transition from one event region to the next is referred to as a delta. Each iteration through all event regions is referred to as a delta cycle

ECE 351 Verilog and FPGA Design

Sutherland Section 1.5.3.5.



### Pseudo Code: Event-Driven Simulation


16

put all initial and always blocks in the event list while something in time-ordered event list {
 advance simulation time to first event's time retrieve all events e for this time update state from all update-event values


For each event e in arbitrary order {
 If it's an update event {
 follow fanout, evaluate gates there
 If an output changes
 schedule update event for it
 }
 else // it's an evaluation event
 evaluate the model
}


ECE 351 Verilog and FPGA Design

One traversal of the while loop is a *simulation cycl*e.



8





### Sutherland Example 1-7

19

ECE 351 Verilog and FPGA Design




### Sutherland Example 1-7 (cont'd)

20

```
// Top module with clk oscillator
//`begin_keywords "1800-2012"
module top;
 timeunit 1ns; timeprecision 1ns;
            clk;
 logic
 logic [7:0]
            d;
 logic [7:0]
            q; test i1 (.*); // connect top module to test module
 d_reg i2 (.*); // connect top module to d_reg module
 initial begin
   // clk oscillator
            // initialize clk at time 0
  clk <= 0;
  forever #5 clk = ~clk; // toggle clk every 5ns
endendmodule: top//`end_keywords
```



```
21
Sutherland Example 1-7 (cont'd)
// Test module with stimulus generator
//`begin_keywords "1800-2012"
module test (
 input logic
               clk,
 output logic [7:0] d,
 input logic [7:0] q
 timeunit 1ns; timeprecision 1ns;
 initial begin
   d = 1;
   #7 d = 2;
   #10 d = 3;
   #10 $display("\n%m: No output-- checking that example compiles\n");
   #10 $finish;
endendmodule: test
//`end_keywords
                                           b Portland State
ECE 351 Verilog and FPGA Design
```



23

## Logic Simulation w/ QuestaSim

Example: ..\examples\ripple\_carry\_counter.pdf

QuestaSim Tutorial: ...\docs\Questa® SIM Tutorial.pdf


Using QuestaSim at PSU: ..\docs\UsingMentorQuestaAtPSU R2 0.pdf

ECE 351 Verilog and FPGA Design



#### Some Definitions

- 24
- Module the basic building block in Verilog
  - Can be an element or a collection of lower-level design blocks
  - Can provide abstraction...hides the details of the implementation (i.e. possible to modify block internals without affecting the rest of the design)
- ☐ **Instance** Module is a template, instance is the actual object
- ☐ **Simulation** The act of applying inputs to and monitoring the outputs from a Verilog model
- ☐ There are two distinct components of a simulation
  - Design Block the implementation of the desired functionality
  - Stimulus Block (Test Bench or Testbench) The inputs applied to the design block




## Display Tasks

25

- Verilog supports system tasks for performing I/O, generating random numbers, initializing memory, etc.
  - Modeled after C library calls, but typically less flexible
  - All system tasks have the form \$<keyword>
- □ Display tasks:
  - \$display() prints information on stdout w/ new line char
  - \$write() prints information on stdout w/o new line char
  - \$strobe() like \$display() except prints at end of time step (e.g. all events have been processed)
  - \$monitor() continually monitors all of the arguments and prints whenever any of the signals being monitored changes

ECE 351 Verilog and FPGA Design



## \$display()

26

- \$\square\text{display()} displays values of variables or strings or
  expressions
  - usage: \$display(format\_desc, p1, p2, p3,...,pn);
  - Format description is similar to C (%d, %b, etc. work)
  - Ex: \$display("ID of the port is %b", port id);
- You must explicitly tell Verilog to \$display something...in other words, the \$display() must be in a block of executable code
- Common problem: \$display() is invoked in a situation where (simulation) time does not advance
  - Ex:

```
for (i = 0, i< 100, i = i+1)
$display($time, x, y, z);
```

■ Simple fix: #5 \$display(...); // add some delay



\$monitor()

- \$monitor() displays values of variables or strings or expressions whenever their value(s) change
  - usage: \$monitor(p1, p2, p3,...,pn);
  - All of the variables in the list are displayed whenever one or more of them change
  - Ex

```
$monitor($time, "clock = %b, reset = %b", clock, reset);
```


\$monitoron, \$monitoroff enable and disable monitoring


ECE 351 Verilog and FPGA Design





Delays


- 28
- SystemVerilog simulators model the behavior of a digital system over time and support delays (specified in time units)
  - assign #2 sum = a ^ b // #2 refers to time units
  - Behavior: sum is assigned to a ^ b two time units after the current time whenever either a or b or both change
- ☐ You can associate time units to "physical" time using the time unit and timeprecison statements
  - ex: timeunit 1ns; timeprecision 100ps (Or timeunit 1ns/100ps)
    - $\square$  1 time unit = 1ns, precision is 100ps (e.g. all delays rounded to 0.1ns)
  - Normally put into each module but only useful for simulation...synthesis ignores delays in the code because delays are technology-specific
  - No default defined in the spec...up to the vendor
- ☐ There are several ways to assign delays and they are dependent on context...more on this later














```
33
Design Block - D Flip-Flop Sub-block
  // D flip-flop with asynchronous reset - RTL model
  module DFF(
    output logic q,
    input logic d, clk, reset
  always_ff @(negedge clk or posedge reset) begin
    if (reset)
      q <= 1'b0;
    else
      q <= d;
  end
  endmodule : DFF
          T_FF
(tff1)
                                  Leaf Cell
        D_FF
                                                      Portland State
ECE 351 Verilog and FPGA Design
```








#### Ex: Stimulus Block for Ripple Carry Counter // Stimulus module to test the ripple carry counter // Toggle reset and watch it count // NOTE: There are no external ports - typical for test benches module stimulus; logic clk; logic reset; logic[3:0] q; // instantiate the design under test (DUT) ripple\_carry\_counter DUT(.\*); // Create the clk signal that drives the design block. initial begin clk = 1'b0;end // initial block always begin $#5 clk = \sim clk;$ end // always block Portland State ECE 351 Verilog and FPGA Design Source: Palnitkar, Verilog HDL, 2<sup>nd</sup> Edition


## 











43 **Next Time** 

- □ Topics:
  - SystemVerilog language rules
  - Modules, ports, and hierarchy Literals, nets, and vars
- ☐ You should:
  - Read Sutherland Ch 3
- ☐ Homework, projects and quizzes
  - Homework #1 will be assigned Tue, 14-Apr

