### **ECE 351**

### Verilog and FPGA Design

Lecture 3: Logic simulation w/ QuestaSim

SystemVerilog language rules Modules, ports, and hierarchy Literals, nets, and vars

Roy Kravitz Electrical and Computer Engineering Department Maseeh College of Engineering and Computer Science




2

### Logic Simulation w/ QuestaSim

Example: ..\examples\ripple carry counter.pdf

QuestaSim Tutorial: ..\docs\Questa® SIM Tutorial.pdf

Using QuestaSim at PSU: ..\docs\UsingMentorQuestaAtPSU R2 0.pdf



### Review: Some Definitions

3

- Module the basic building block in Verilog
  - Can be an element or a collection of lower-level design blocks
  - Can provide abstraction...hides the details of the implementation (i.e. possible to modify block internals without affecting the rest of the design)
- Instance Module is a template, instance is the actual object
- □ **Simulation** The act of applying inputs to and monitoring the outputs from a Verilog model
- ☐ There are two distinct components of a simulation
  - **Design Block** the implementation of the desired functionality
  - Stimulus Block (Test Bench or Testbench) The inputs applied to the design block


ECE 351 Verilog and FPGA Design



1

### QuestaSim Demo


Example: ..\examples\ripple carry counter.pdf





### Steps to run QuestaSim remotely (Windows)


- (optional) Use windows subst or visual subst to map your shared drive to your PC (this is the N: drive on my laptop)
- Start a VPN session using either OpenVPN or Cisco AnyConnect
- Start a Remote Desktop session to ts.cecs.pdx.edu or use the Web-based connection at <a href="https://rdp.cecs.pdx.edu/">https://rdp.cecs.pdx.edu/</a>
- Open QuestaSim, create and populate (add your simulation files) the project
- Compile all of the individual files, starting w/ files that are accessed from other files (ex: packages)
- ☐ Fix, recompile, ... until all of the files compile with no errors
- ☐ Select the Library tab and open the work folder. Select your testbench file, right click and select simulate
- ☐ Fix any Load errors. When the simulation loads cleanly (a bunch of windows will open) type log -r \* into the console window
- Add variables to your Wave window and save. This will save yur wave settings in a file called wave.do
- ☐ Type run −all (or use the GUI) to run your simulation














### SystemVerilog Language Rules

Source material drawn from:

- Roy's lecture notes
- RTL Modeling with SystemVerilog for Simulation and Stimulus by Stuart Sutherland

### **Lexical Conventions**

12

- SystemVerilog syntax is similar to C
  - Programs consist of a stream of tokens (comments, delimeters, numbers, strings, identifiers and keywords)
  - Case-sensitive (Roy is not the same as roy or ROY)
- Whitespace
  - Blank spaces ( $\b$ ), tabs ( $\t$ ), and newlines ( $\n$ ) are whitespace
  - Whitespace is ignored except when it separates tokens or when it is part of a string
- Comments
  - Follows the C conventions
  - // single line comment. Everything from // to end of line is ignored
  - /\*...\*/ Multiple line comment. Starts with /\* and ends with \*/
  - Cannot nest multiple line comments but you can embed single line comments in a multiple line comment



### Lexical Conventions (cont'd)

13

- Three types of operators
  - Unary precedes the operator (ex: a = ~b)
  - Binary appears between two operators (ex: a = b & c)
  - Ternary two separate operators that separate 3 operators (ex: a = b ? c : d)
- □ Identifiers and Keywords
  - Made up of alphanumeric characters, the underscore (\_) or dollar sign (\$)
  - Are case-sensitive and cannot start with a digit or \$
  - Keywords are special identifiers reserved to define the language constructs. All are lowercase

ECE 351 Verilog and FPGA Design



### Logic Value System

14

- ☐ Four valued logic: 0, 1, z, x
- ☐ Each port, net, or register can be in one of the four values:
  - 0 Logic 0, GND, ...
  - 1 Logic 1, VDD, ...
  - x Don't Know or undefined
    - $\hfill \square$  Simulated circuit could have a value but simulator can't determine what it is.
    - Physical circuit will have a value but you don't know what it is and it could vary from chip to chip, be dependent on temperature and/or other undesirable behaviors
    - ☐ Ex: uninitialized register, OR gate w/ 'x' on input(s)
  - z High impedance
    - Must be assigned under control
    - $\square$  Use the form: assign y = en ? a : 1'bz;




Modules and Ports

15


- A Module is the basic building block in Verilog
  - Begins with the module <name> and ends with the keyword endmodule. All other parts are optional
  - A module definition is a template...you must add one or more instances of the module to include the logic in your design
  - You can define more than one module in a single file but the convention is one file per module (with a .v extension)
  - Modules in a design can be defined in any order in one or more files
- ☐ A **Port** provides the interface by which a module can communicate with its environment
  - The ports list is optional but in an ASIC or FPGA design the ports in the top level of the synthesized design may map to pins on the device
  - Three types of ports declarations input, output, inout







17



```
module processor (/* port declarations */);
...// internal net declarations

controller cntlr (/* port connections */);
mux32 mux (/* port connections */);
alu alu (/* port connections */);
status_reg s_reg (/* port connections */);
reg32 b_reg (/* port connections */);
reg32 d_reg (/* port connections */);
endmodule: processor
```

The syntax of a module instantiation is: module\_name #(parameter\_values) instance\_name (connections\_to\_ports);

ECE 351 Verilog and FPGA Design



18

Ports

Two ways to connect to a module's ports:

Ordered port connections

```
dff dl (out, /*not used*/, in, clock, reset);
```

Named port connections

Named Port connections

.instruct\_reg(instruct\_reg)

Ordered Port connections


Portland State

# Ports (cont'd) Modules often u

19

- Modules often uses a net name identical to the instantiated module's port name when connecting to the port:
- □ Explicit port <-> net mapping
  - Memory M(.address(address),.data(data),.control(ctrl));
- ☐ SystemVerilog provides shortcuts for making port connections
  - .name ("dot name")
    - .\* ("dot star")
  - Interfaces
- SystemVerilog allows .name:
  - Memory M(.address, .data, .control(ctrl));
  - The net must match in name, type, and size or an error results
- □ .\*
  - Causes all ports of the instantiated module to be connected to a net with the same name, type, and size if it exists


ECE 351 Verilog and FPGA Design




### Module Hierarchy

20

- Designs inside designs
- ☐ Higher-level designs instantiate lower-level design







### Literals, nets, and vars

Source material drawn from:

- · Alex P., Mark F. and Roy K. ECE 571 lecture slides
- Roy K. ECE 351 and Verilog Workshop lecture slides
- Logic Design and Verification Using SystemVerilog (Revised) by Donald Thomas
- RTL Modeling with SystemVerilog for simulation and Synthesis by Stuart Sutherland

23 Literals sized or unsized: <size>'[s]<radix><number> ■ **Sized** example: 3′b010 = 3-bit wide binary number ☐ The prefix (3) indicates the size of number ■ **Unsized** example: 123 = 32-bit wide decimal number by default ■ **Signed** example: -8'sd39 = 8-bit wide signed number Defaults ■ No specified <base format> defaults to **decimal** No specified <size> defaults to 32-bit number ■ No "s" defaults to unsigned Radix: Decimal ('d or 'D) 16'd255 = 16-bit wide decimal number Hexadecimal ('h or 'H) 8'h9a = 8-bit wide hexadecimal number ■ Binary ('b or 'B) "b1010 = 32-bit wide binary number Octal ('o or 'O) 'o21 = 32-bit wide octal number Portland State ECE 351 Verilog and FPGA Design

# Literals (cont'd) '\_' (underscore): used for readability (ignored) Example: 32'h21\_65\_bc\_fe = 32-bit hexadecimal number 'x' or 'X' (unknown value) Example: 12'hxxx = 12-bit hexadecimal number, unknown state 'z' or 'Z' (high impedance value) Example: 1'bz = 1-bit high impedance number '?' can used in place of 'z' or 'Z' to represent hi-impedance and don't care

### 25 Mismatched size and values ☐ Legal to specify a literal integer with a bit-width != number of bits required: ■ 4'hFACE // 4-bit width, 16-bit unsigned value // 16-bit size, 4 bit signed value, MSB set ■ 32′bz // 32-bit width, 1-bit unsigned valued ☐ SystemVerilog will adjust to match according to these rules: ■ When size < #bits than value, left-most bits truncated ■ When size > #bits than value, value is left-extended ☐ if left-most bit of value is 0 or 1, additional bits filled w/ 0 ☐ If left-most bit of value is Z, upper bits are filled w/ Z ☐ If left-most bit of value is X, upper bits are filled w/ X • e.g. Value is not sign extended even is literal integer is specified as signed. Sign extension occurs when signed literal value is used in operations and assignment statements Portland State ECE 351 Verilog and FPGA Design

### 26 Mismatched size and values Your turn: □4'hFACE // □16'sh8 // □32′bz // □4'hFACE // truncates to 4'hE □16'sh8 // extends to 16'hsh0008 □32′bz // extends to 32'hZZZZZZZZ わ Portland State ECE 351 Verilog and FPGA Design

### Vector fill and floating-point literal values

- SystemVerilog provides a special form of unsized literals:
  - Sets all bits of vector of any size to 0, 1, X, or Z
  - Vector size is automatically determined based on context
    - □ '0 fills all bits on the LHS w/ 0
    - $\ \square$  `1 fills all bits on the LHS w/ 1
    - $\hfill\Box$  'z or 'Z fills all bits on the LHS w/ z
    - □ 'x or 'X fills all bits on the LHS w/ x
  - Important construct for modeling scalable designs (i.e. different vector widths for different design configurations)
- ☐ Floating-point literal values (real numbers):
  - Represented using 64-bit double precision floating point values
    - □ Examples: 3.1567, 5.0, 0.5
  - Real numbers not typically supported by synthesis tools

Portland State

28

27

ECE 351 Verilog and FPGA Design

### Vectors and Part Select

- Verilog net and variable data types more than one bit wide are called vectors
  - Examples:

- Select part of a vector
  - Examples:

ECE 351 Verilog and FPGA Design



14

Vector Part Select

29

- □ Part select can include expressions of variables my\_byte = word[n\*8+7:n\*8]; //selects nth byte of word
- □ Part select increment and decrement function [<starting\_bit>+:<width>] increments from starting\_bit [<starting\_bit>-:<width>] decrements from starting\_bit
- □ Examples:

```
logic [127:0] vector_le;
logic [0:127] vector_be;
my_byte = vector_le[31-:8];    //selects vector_le[31:24]
my_byte = vector_le[24+:8];    //selects vector_le[31:24]
my_byte = vector_be[31-:8];    //selects vector_be[24:31]
my_byte = vector_be[24+:8];    //selects vector_be[24:31]
my_byte = vector_le[n*8+:8];    //selects nth byte of vector_le
my_byte = vector_be[n*8+:8];    //selects nth byte of vector_be
```

Source: Verilog 2001 A guide to the New Features of the Verilog Hardware
Description Language by Stuart Sutherland

ECE 351 Verilog and FPGA Design

Portland State


### Types and Data types

30

- SystemVerilog introduces notion of type and data type
  - type indicates whether identifier is a net or a variable
  - data type indicates the value system (0/1 for two-state logic, 0/1/X/Z for four-state logic)
- Data types are used in RTL modeling to indicate desired silicon behavior
  - ex: should an adder performed signed or unsigned arithmetic
- ☐ Type:
  - Nets are used to connect design blocks together
    - ☐ Transfers data values from a source (driver) to a destination (receiver)
    - □ SystemVerilog supports several net types
    - □ Net types are always 4-state data types
  - Variables provide temporary storage for simulation
    - □ Required on LHS of procedural block assignments
    - ☐ Can be either 2-state or 4-state data types



## 31 Types and Data types (cont'd) ☐ type - wire, wand, ... (net) or var keyword for general purpose variable is var ■ When type is omitted from declaration var is implied □ data type - logic (4-state), bit (2-state), reg (4-state), ... When data type is omitted logic is implied reg maintains compatibility w/ Verilog but use logic for your designs Portland State



### Synthesizable variable data types

33

Туре	Representation
reg	An obsolete general purpose 4-state variable of a user-defined vector size; equivalent to <b>var logic</b>
logic	Usually infers a general purpose <b>var logic</b> 4-state variable of a user-defined vector size, except on module input/inout ports, where <b>wire logic</b> is inferred
integer	A 32-bit 4-state variable; equivalent to var logic [31:0]
bit	A general purpose 2-state <b>var</b> variable with a user-defined vector size; defaults to a 1-bit size if no size is specified
int	A 32-bit 2-state variable; equivalent to <b>var bit</b> [31:0]; synthesis compilers treat <b>int</b> as the 4-state <b>integer</b> type
byte	An 8-bit 2-state variable; equivalent to var bit [7:0]
shortint	A 16-bit 2-state variable; equivalent to var bit [15:0]
longint	A 64-bit 2-state variable; equivalent to var bit [63:0]

ECE 351 Verilog and FPGA Design

Source: Sutherland, Table 3-1



### SystemVerilog 2-State Variables

34

- ☐ Useful for modeling at higher levels of abstraction than RTL (e.g. system, transaction)
  - Higher level models seldom require z, x which take up more memory and are slower to simulate
- Most of the 2-state types are signed by default
  - Can override w/ the unsigned keyword

int s\_int; // signed 32-bit variable
int unsigned u\_int; // unsigned 32-bit variable

- Common uses:
  - Bus functional models
  - Interfacing Verilog models to C/C++ models using SystemVerilog Direct Programming I/F
  - Loop variables (aren't synthesized, don't require z, x states)



### SystemVerilog 2-State Variables (cont'd)

35


□ 2-state types:

**bit** 1-bit 2-state integer

shortint 8-bit 2-state integer (similar to C char)
shortint 16-bit 2-state integer (similar to C short)
int 32-bit 2-state integer (similar to C int)
longint 64-bit 2-state integer (similar to C longlong)

- Synthesis treats 4-state and 2-state variables the same way
- 2-state data types are initialized to 0 in simulation but not in synthesized hardware
- 4-state variables can be assigned to 2-value data types but be careful...

ECE 351 Verilog and FPGA Design



### SystemVerilog 2-State Variables (cont'd)

36

4-state variables can be assigned to 2-value data types but use care when connecting 2-state variables in testbench to design under test, especially outputs.

- □ 4-state variables driving x or z to a 2-state variable will be (silently) converted to 2-state value (0) and your testbench will never know
- □ Use \$isunknown() which returns 1 if any bit of the expression is x or z.

☐ Use \$countbits() to count number of bits having a specified set of values (0, 1, x, z)

```
assert (!$isunknown(data)
else $error ("data has %0d bits with x or z", $countbits (data, 'x, 'z));

ECE 351 Verilog and FPGA Design

Portland State
```


18

37

### Variable Assignment Rules

- ☐ A variable can receive a value from any one of these ways:
  - Assigned a value from single always\_comb, always\_ff, or always\_latch procedural block
  - Assigned a value from single continuous assignment statement
  - As the result of an assignment operator such as ++
  - As an input to a module, task or function
  - As a connection to an output port of a module instance, task or function instance or primitive (gate level) instance
- A variable can only be assigned by a single source, however multiple assignments to a variable in the same procedural block is treated as a single driver

```
logic [15:0] q; //16-bit 4-state unsigned variable
always_ff @(posedge clk)
  if (!rstN)
    q <= '0;
  else
    q <= d</pre>
```




### Variable Assignment Rules (cont'd)

38

### var(iables) cannot be driven by multiple sources but nets can

```
module add_and_increment (output logic [63:0] sum,
                         output logic
                         input logic [63:0] a, b );
  always @(a, b)
   sum = a + b;
                        // procedural assignment to sum
  assign sum = sum + 1; // ERROR! sum is already being
                         // assigned a value
  look ahead il (carry, a, b); // module instance drives carry
 overflow_check i2 (carry, a, b); // ERROR! 2nd driver of carry
endmodule
module look_ahead (output wire
                  input logic [63:0] a, b);
endmodule
module overflow_check (output wire
                                          carry,
                       input logic [63:0] a, b);
endmodule
```

ECE 351 Verilog and FPGA Design




### Non-synthesizable variable data types

39

Туре	Representation
real	A double precision floating-point variable
shortreal	A single precision floating-point variable
time	A 64-bit unsigned 4-state variable with timeunit and timeprecision attributes
realtime	A double precision floating-point variable, identical to real
string	A dynamically sized array of byte types that can store a string of 8-bit ASCII characters
event	A pointer variable that stores a handle to a simulation synchronization object
class handle	A pointer variable that stores a handle to a class object (the declaration type is the name of a class, not the keyword class)
chandle	A pointer variable that stores pointers passed into simulation from the SystemVerilog Direct Programming Interface
virtual interface	A pointer variable that stores a handle to an interface port (the interface keyword is optional)

ECE 351 Verilog and FPGA Design


Source: Sutherland, Table 3-2



### Net types

40

- Used to connect design elements together
  - ex: connecting the output port of one module to the input port of another module
- Nets differ from variables in these significant ways:
  - Nets reflect the current value of the driver(s) on the net (i.e. no temporary storage)
  - Nets can resolve the results of multiple drivers
  - Nets reflect both a driver value (0, 1, Z, or X) and a driver strength
    - □ Strength is represented in steps from 0 (weak, low drive) to 7 (strong, high drive)
    - □ Default drive strength is 6 (strong)
    - Strengths are NOT used in RTL modeling (dependent on target technology)




### Synthesizable Net Types

41

Туре	Representation
real	A double precision floating-point variable
shortreal	A single precision floating-point variable
time	A 64-bit unsigned 4-state variable with timeunit and timeprecision attributes
realtime	A double precision floating-point variable, identical to real
string	A dynamically sized array of byte types that can store a string of 8-bit ASCII characters
event	A pointer variable that stores a handle to a simulation synchronization object
class handle	A pointer variable that stores a handle to a class object (the declaration type is the name of a class, not the keyword class)
chandle	A pointer variable that stores pointers passed into simulation from the SystemVerilog Direct Programming Interface
virtual interface	A pointer variable that stores a handle to an interface port (the interface keyword is optional)

ECE 351 Verilog and FPGA Design

Source: Sutherland, Table 3-3



### "Generally" Non-synthesizable Net Types

42

Туре	Representation
uwire	An interconnecting net that does not permit or resolve multiple drivers
pull0	An interconnecting net that has the behavior of having a pull-down resistor tied to the net
pull1	An interconnecting net that has the behavior of having a pull-up resistor tied to the net
wand	An interconnecting net that resolves multiple drivers by ANDing the driven values
triand	A synonym for wand, and identical in all ways; can be used to emphasize nets that are expected to have tri-state values
wor	An interconnecting net that resolves multiple drivers by ORing the driven values
trior	A synonym for wor, and identical in all ways; can be used to emphasize nets that are expected to have tri-state values
trireg	An interconnecting net with capacitance; if all drivers are at high- impedance, the capacitance reflects the last resolved driven value

ECE 351 Verilog and FPGA Design

Source: Sutherland, Table 3-4



### Net assignment and connection rules

43

- Nets can receive a value from two types of sources:
  - As a connection to an output or inout port
  - As the LHS of a continuous assignment (and assign statement)
- ☐ Any changes on the RHS of an assignment cause the LHS to be reevaluated and LHS updated
  - LHS can be a variable or a net


```
wire [15:0] sum;
assign sum = a + b;
```

 An implicit continuous assignment combines the declaration of a net and the assignment

wire 
$$[15:0]$$
 sum = a + b;

- ☐ Rules for resolving port/connection mismatches:
  - port size < net or variable size leftmost bits truncated</p>
  - Port size > net or variable size value of net is left-extended
    - $\hfill\Box$  If either port or net/variable is unsized zero-extended
    - ☐ If both port and net/variable are sighed sign-extended

ECE 351 Verilog and FPGA Design



44

### **Next Time**

- □ Topics:
  - Packed and unpacked arrays
  - Parameters and constants
  - User-defined types (time permitting)
- □ You should:
  - Read Sutherland Ch 3
- □ Homework, projects and quizzes
  - Homework #1 will be assigned Tue, 14-Apr

