```
* RDC R6040 Fast Ethernet MAC support
* Explanations added in red by Michael Opdenacker <michael@free-electrons.com>
* See all our technical docs on http://free-electrons.com/docs/
* Original file: drivers/net/r6040.c in Linux 2.6.27
* We advise you to read this file starting from the module init and exit
* functions at the bottom, and progressively going up to lower level functions.
  Copyright (C) 2004 Sten Wang <sten.wang@rdc.com.tw>
  Copyright (C) 2007
       Daniel Gimpelevich <daniel@gimpelevich.san-francisco.ca.us>
       Florian Fainelli <florian@openwrt.org>
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the
* Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor,
* Boston, MA 02110-1301, USA.
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/string.h>
#include <linux/timer.h>
#include <linux/errno.h>
#include <linux/ioport.h>
#include <linux/slab.h>
#include <linux/interrupt.h>
#include <linux/pci.h>
#include <linux/netdevice.h>
#include <linux/etherdevice.h>
#include <linux/skbuff.h>
#include ux/init.h>
#include <linux/delay.h>
#include <linux/mii.h>
#include <linux/ethtool.h>
#include <linux/crc32.h>
#include <linux/spinlock.h>
#include <linux/bitops.h>
#include <linux/io.h>
#include <linux/irg.h>
#include <linux/uaccess.h>
#include <asm/processor.h>
#define DRV NAME
                      "r6040"
#define DRV_VERSION
                      "0.18"
#define DRV RELDATE
                      "13Jul2008"
/* PHY CHIP Address */
#define <a href="mailto:PHY1_ADDR">PHY1_ADDR</a>
                             /* For MAC1 */
                      1
#define PHY2_ADDR
                      2
                             /* For MAC2 */
#define PHY MODE
                      0x3100 /* PHY CHIP Register 0 */
#define PHY CAP
                             0x01E1 /* PHY CHIP Register 4 */
/* Time in jiffies before concluding the transmitter is hung. */
                     (6000 * HZ / 1000)
#define TX_TIMEOUT
```

```
/* RDC MAC I/O Size */
#define R6040 IO SIZE 256
/* MAX RDC MAC */
#define MAX MAC
/* MAC registers */
                      0x00
#define MCR0
                              /* Control register 0 */
#define MCR1
                      0 \times 04
                              /* Control register 1 */
                      0x0001 /* Reset the MAC */
#define MAC_RST
#define MBCR
                      0x08 /* Bus control */
                    0x0C
                             /* TX interrupt control */
#define MT_ICR
                    0x10 /* RX interrupt control */
#define MR ICR
                     0x14 /* TX poll command register */
#define MTPR
                      0x18 /* RX buffer size */
0x1A /* RX descriptor control */
#define MR_BSR
#define MR DCR
                     0x1C /* Last status */
#define MLSR
                      0x20 /* MDIO control register */
#define MMDIO
#define MDIO_WRITE 0x4000 /* MDIO write */
#define MDIO_READ 0x2000 /* MDIO read */
#define MMRD
                      0x24 /* MDIO read data register */
                      0x28 /* MDIO write data register */
#define MMWD
#define MTD SA0
                              0x2C
                                    /* TX descriptor start address 0 */
                                     /* TX descriptor start address 1 */
#define MTD SA1
                              0x30
#define MRD SA0
                                    /* RX descriptor start address 0 */
                              0x34
#define MRD SA1
                              0x38
                                    /* RX descriptor start address 1 */
#define MISR
                      0x3C
                              /* Status register */
                             /* INT enable register */
#define MIER
                      0x40
#define MSK INT
                      0x0000 /* Mask off interrupts */
                      0x0001 /* RX finished */
#define RX_FINISH
#define RX_NO_DESC 0x0002 /* No RX descriptor available */
#define RX_FIFO_FULL 0x0004 /* RX FIFO full */
#define RX EARLY
                      0x0008 /* RX early */
                      0x0010 /* TX finished */
#define TX_FINISH
#define TX_EARLY
                      0x0080 /* TX early */
#define EVENT OVRFL 0x0100 /* Event counter overflow */
#define LINK CHANGED 0x0200 /* PHY link changed */
#define ME CISR
                              0x44 /* Event counter INT status */
#define ME_CIER
                              0x48
                                     /* Event counter INT enable */
#define MR CNT
                      0x50
                              /* Successfully received packet counter */
#define ME CNTO
                              0x52 /* Event counter 0 */
#define ME CNT1
                              0x54
                                     /* Event counter 1 */
                                    /* Event counter 2 */
/* Event counter 3 */
#define ME CNT2
                              0x56
#define ME CNT3
                              0x58
                             /* Successfully transmit packet counter */
#define MT CNT
                      0x5A
#define ME CNT4
                              0x5C /* Event counter 4 */
                              /* Pause frame counter register */
#define MP CNT
                      0x5E
#define MAR0
                      0x60
                              /* Hash table 0 */
#define MAR1
                             /* Hash table 1 */
                     0 \times 62
                             /* Hash table 2 */
#define MAR2
                     0x64
                             /* Hash table 3 */
                      0x66
#define MAR3
#define MID 0L
                      0x68
                             /* Multicast address MID0 Low */
                     0x6A /* Multicast address MID0 Medium */
#define MID 0M
#define MID 0H
                      0x6C /* Multicast address MIDO High */
                             /* MID1 Low */
#define MID_1L
                      0 \times 70
#define MID 1M
                      0x72
                              /* MID1 Medium */
#define MID 1H
                      0x74
                             /* MID1 High */
#define MID_2L
                      0x78
                             /* MID2 Low */
                             /* MID2 Medium */
#define MID_2M
                      0 \times 7 A
#define MID 2H
                      0x7C
                             /* MID2 High */
#define MID 3L
                             /* MID3 Low */
                      0x80
#define MID 3M
                      0x82
                             /* MID3 Medium */
                             /* MID3 High */
#define MID_3H
                      0x84
#define PHY_CC
                      0x88
                              /* PHY status change configuration register */
                             /* PHY status register */
#define PHY ST
                      0x8A
#define MAC SM
                      0xAC
                              /* MAC status machine */
#define MAC_ID
                      0xBE
                              /* Identifier register */
#define TX DCNT
                              0x80
                                      /* TX descriptor count */
#define RX_DCNT
                              0x80
                                      /* RX descriptor count */
```

```
#define MAX BUF SIZE 0x600
#define RX DESC SIZE (RX DCNT * sizeof(struct r6040 descriptor))
#define TX DESC SIZE
                    (TX DCNT * sizeof(struct r6040 descriptor))
#define MBCR_DEFAULT 0x012A /* MAC Bus Control Register */
                            /* Max number multicast addresses to filter */
#define MCAST MAX
/* Descriptor status */
#define DSC OWNER MAC 0x8000 /* MAC is the owner of this descriptor */
#define DSC_RX_ERR_DRI0x0400 /* RX dribble packet */
#define DSC_RX_ERR_BUF0x0200 /* RX length exceeds buffer size */
#define DSC_RX_ERR_CRC0x0040 /* RX CRC error */
#define DSC_RX_BCAST 0x0020 /* RX broadcast (no error) */
#define DSC_RX_MCAST 0x0010 /* RX multicast (no error) */
#define DSC_RX_MCH_HIT0x0008 /* RX multicast hit in hash table (no error) */
                        0x0004 /* RX MID table hit (no error) */
#define DSC RX MIDH HIT
#define DSC RX IDX MID MASK 3 /* RX mask for the index of matched MIDx */
/* PHY settings */
#define ICPLUS PHY ID 0x0243
MODULE AUTHOR("Sten Wang <sten.wang@rdc.com.tw>,"
       "Daniel Gimpelevich <daniel@gimpelevich.san-francisco.ca.us>,"
       "Florian Fainelli <florian@openwrt.org>");
MODULE LICENSE("GPL");
MODULE DESCRIPTION("RDC R6040 NAPI PCI FastEthernet driver");
/* RX and TX interrupts that we handle */
#define RX INTS
                                    (RX FIFO FULL | RX NO DESC | RX FINISH)
#define TX INTS
                                    (TX FINISH)
                            (RX_INTS | TX_INTS)
#define INT_MASK
struct r6040_descriptor {
                                  /* 0-3 */
       u16
            status, len;
       _le32 buf;
                                   /* 4-7 */
                                  /* 8-B */
/* C-F */
        le32 ndesc;
       u32 rev1;
char *vbufp;
                                   /* 10-13 */
       struct r6040_descriptor *vndescp; /* 14-17 */
       struct sk_buff *skb_ptr; /* 18-1B */
       u32 rev2;
                                   /* 1C-1F */
} __attribute__((aligned(32)));
struct r6040_private {
       spinlock t lock;
                                   /* driver lock */
       struct timer list timer;
       struct pci dev *pdev;
       struct r6040 descriptor *rx_insert_ptr;
       struct r6040_descriptor *rx_remove_ptr;
       struct r6040_descriptor *tx insert ptr;
       struct r6040 descriptor *tx remove ptr;
       struct r6040_descriptor *rx_ring;
       struct r6040 descriptor *tx ring;
       dma_addr_t rx_ring_dma;
       dma_addr_t tx_ring_dma;
       u16
             tx_free_desc, phy_addr, phy_mode;
             mcr0, mcr1;
       u16
             switch sig;
       struct net device *dev;
       struct mii_if_info mii_if;
       struct napi_struct napi;
       void __iomem *base;
};
static char version[] __devinitdata = KERN_INFO DRV_NAME
    ": RDC R6040 NAPI net driver,"
       "version "DRV_VERSION " (" DRV_RELDATE ")\n";
```

```
static int phy_table[] = { PHY1_ADDR, PHY2_ADDR };
/* Read a word data from PHY Chip */
static int r6040_phy_read(void __iomem *ioaddr, int phy_addr, int reg)
{
       int limit = 2048;
       u16 cmd;
       iowrite16(MDIO_READ + reg + (phy_addr << 8), ioaddr + MMDIO);</pre>
       /* Wait for the read bit to be cleared */
       while (limit--) {
               cmd = ioread16(ioaddr + MMDIO);
               if (cmd & MDIO_READ)
                      break;
       return ioread16(ioaddr + MMRD);
}
/* Write a word data from PHY Chip */
static void r6040_phy_write(void __iomem *ioaddr, int phy_addr, int reg, u16 val)
       int limit = 2048;
       u16 cmd;
       iowrite16(val, ioaddr + MMWD);
       /* Write the command to the MDIO bus */
       iowrite16(MDIO_WRITE + reg + (phy_addr << 8), ioaddr + MMDIO);</pre>
       /* Wait for the write bit to be cleared */
       while (limit--) {
               cmd = ioread16(ioaddr + MMDIO);
               if (cmd & MDIO_WRITE)
                      break;
       }
}
static int r6040 mdio read(struct net device *dev, int mii id, int reg)
       struct r6040_private *lp = netdev_priv(dev);
       void iomem *ioaddr = lp->base;
       return (r6040_phy_read(ioaddr, lp->phy_addr, reg));
}
static void r6040_mdio_write(struct net_device *dev, int mii_id, int reg, int val)
{
       struct r6040_private *lp = netdev_priv(dev);
       void __iomem *ioaddr = lp->base;
       r6040_phy_write(ioaddr, lp->phy_addr, reg, val);
}
static void r6040 free txbufs(struct net device *dev)
       struct r6040 private *lp = netdev priv(dev);
       int i;
       for (i = 0; i < TX_DCNT; i++) {
               if (lp->tx insert ptr->skb ptr) {
                      pci_unmap_single(lp->pdev,
                              le32 to cpu(lp->tx insert ptr->buf),
                              MAX_BUF_SIZE, PCI_DMA_TODEVICE);
                      dev_kfree_skb(lp->tx_insert_ptr->skb_ptr);
                      lp->rx_insert_ptr->skb_ptr = NULL;
               lp->tx_insert_ptr = lp->tx_insert_ptr->vndescp;
       }
}
```

```
static void r6040_free_rxbufs(struct net_device *dev)
       struct r6040_private *lp = netdev_priv(dev);
       int i;
       for (i = 0; i < RX_DCNT; i++) {
               if (lp->rx_insert_ptr->skb_ptr) {
                      pci_unmap_single(lp->pdev,
                             le32_to_cpu(lp->rx_insert_ptr->buf),
                             MAX_BUF_SIZE, PCI_DMA_FROMDEVICE);
                      dev_kfree_skb(lp->rx_insert_ptr->skb_ptr);
                      lp->rx_insert_ptr->skb_ptr = NULL;
              lp->rx_insert_ptr = lp->rx_insert_ptr->vndescp;
       }
static void r6040_init_ring_desc(struct r6040_descriptor *desc_ring,
                              dma_addr_t desc_dma, int size)
{
       struct r6040_descriptor *desc = desc_ring;
       dma_addr_t mapping = desc_dma;
       while (size-- > 0) {
              mapping += sizeof(*desc);
              desc->ndesc = cpu_to_le32(mapping);
              desc->vndescp = desc + 1;
              desc++;
       desc--;
       desc->ndesc = cpu_to_le32(desc_dma);
       desc->vndescp = desc ring;
}
static void r6040 init txbufs(struct net device *dev)
{
       struct r6040_private *lp = netdev_priv(dev);
       lp->tx_free_desc = TX_DCNT;
       lp->tx remove ptr = lp->tx insert ptr = lp->tx ring;
       r6040 init ring desc(lp->tx ring, lp->tx ring dma, TX DCNT);
}
static int r6040_alloc_rxbufs(struct net_device *dev)
       struct r6040_private *lp = netdev_priv(dev);
       struct r6040_descriptor *desc;
       struct sk_buff *skb;
       int rc;
       lp->rx_remove_ptr = lp->rx_insert_ptr = lp->rx_ring;
       r6040_init_ring_desc(lp->rx_ring, lp->rx_ring_dma, RX_DCNT);
       /* Allocate skbs for the rx descriptors */
       desc = lp->rx ring;
       do {
               skb = netdev_alloc_skb(dev, MAX_BUF_SIZE);
                      printk(KERN ERR "%s: failed to alloc skb for rx\n", dev->name);
                      rc = -ENOMEM;
                      goto err exit;
              desc->skb_ptr = skb;
               // Give ownership of the buffers to the device (for DMA)
              desc->buf = cpu_to_le32(pci_map_single(lp->pdev,
                                             desc->skb ptr->data,
                                             MAX_BUF_SIZE, PCI_DMA_FROMDEVICE));
              desc->status = DSC_OWNER_MAC;
```

```
desc = desc->vndescp;
       } while (desc != lp->rx ring);
       return 0;
err_exit:
       /* Deallocate all previously allocated skbs */
       r6040_free_rxbufs(dev);
       return rc;
static void r6040_init_mac_regs(struct net_device *dev)
       struct r6040_private *lp = netdev_priv(dev);
       void __iomem *ioaddr = lp->base;
       int limit = 2048;
       u16 cmd;
       /* Mask Off Interrupt */
       iowrite16(MSK_INT, ioaddr + MIER);
       /* Reset RDC MAC */
       iowrite16(MAC RST, ioaddr + MCR1);
       while (limit--) {
              cmd = ioread16(ioaddr + MCR1);
              if (cmd & 0x1)
                     break;
       /* Reset internal state machine */
       iowrite16(2, ioaddr + MAC_SM);
       iowrite16(0, ioaddr + MAC_SM);
       udelay(5000);
       /* MAC Bus Control Register */
       iowrite16(MBCR DEFAULT, ioaddr + MBCR);
       /* Buffer Size Register */
       iowrite16(MAX BUF SIZE, ioaddr + MR BSR);
       /* Write TX ring start address */
       iowrite16(lp->tx_ring_dma, ioaddr + MTD_SA0);
       iowrite16(lp->tx_ring_dma >> 16, ioaddr + MTD_SA1);
       /* Write RX ring start address */
       iowrite16(lp->rx_ring_dma, ioaddr + MRD_SA0);
       iowrite16(lp->rx_ring_dma >> 16, ioaddr + MRD_SA1);
       /* Set interrupt waiting time and packet numbers */
       iowrite16(0, ioaddr + MT_ICR);
       iowrite16(0, ioaddr + MR ICR);
       /* Enable interrupts */
       iowrite16(INT MASK, ioaddr + MIER);
       /* Enable TX and RX */
       iowrite16(lp->mcr0 | 0x0002, ioaddr);
       /* Let TX poll the descriptors
        * we may got called by r6040_tx_timeout which has left
        * some unsent tx buffers */
       iowrite16(0x01, ioaddr + MTPR);
}
static void r6040_tx_timeout(struct net_device *dev)
       struct r6040 private *priv = netdev priv(dev);
       void __iomem *ioaddr = priv->base;
       printk(KERN_WARNING "%s: transmit timed out, int enable %4.4x "
               "status %4.4x, PHY status %4.4x\n",
```

```
dev->name, ioread16(ioaddr + MIER),
              ioread16(ioaddr + MISR),
              r6040_mdio_read(dev, priv->mii_if.phy_id, MII_BMSR));
       dev->stats.tx_errors++;
       /* Reset MAC and re-init all registers */
       r6040_init_mac_regs(dev);
}
static struct net device stats *r6040 get stats(struct net device *dev)
       struct r6040 private *priv = netdev priv(dev);
       void __iomem *ioaddr = priv->base;
       unsigned long flags;
       spin lock irqsave(&priv->lock, flags);
       dev->stats.rx_crc_errors += ioread8(ioaddr + ME_CNT1);
       dev->stats.multicast += ioread8(ioaddr + ME CNTO);
       spin_unlock_irqrestore(&priv->lock, flags);
       return &dev->stats;
}
/* Stop RDC MAC and Free the allocated resource */
static void r6040_down(struct net_device *dev)
{
       struct r6040_private *lp = netdev_priv(dev);
       void iomem *ioaddr = lp->base;
       struct pci dev *pdev = lp->pdev;
       int limit = 2048;
       u16 *adrp;
       u16 cmd;
       /* Stop MAC */
       while (limit--) {
              cmd = ioread16(ioaddr + MCR1);
              if (cmd & 0x1)
                     break:
       /* Restore MAC Address to MIDx */
       adrp = (u16 *) dev->dev_addr;
       iowrite16(adrp[0], ioaddr + MID_0L);
       iowrite16(adrp[1], ioaddr + MID_0M);
       iowrite16(adrp[2], ioaddr + MID_0H);
       free_irq(dev->irq, dev);
       /* Free RX buffer */
       r6040_free_rxbufs(dev);
       /* Free TX buffer */
       r6040_free_txbufs(dev);
       /* Free Descriptor memory */
       pci_free_consistent(pdev, RX_DESC_SIZE, lp->rx_ring, lp->rx_ring_dma);
       pci_free_consistent(pdev, TX_DESC_SIZE, lp->tx_ring, lp->tx_ring_dma);
}
// Called when the ethx device is closed
static int r6040_close(struct net_device *dev)
       struct r6040_private *lp = netdev_priv(dev);
       /* deleted timer */
       del timer sync(&lp->timer);
       spin_lock_irq(&lp->lock);
```

```
// Wait for any ongoing work to complete, stop napi
       napi_disable(&lp->napi);
       // Stop accepting work from the protocol stack.
       netif_stop_queue(dev);
       // Disable the hardware and release resources
       r6040 down(dev);
       spin unlock irq(&lp->lock);
       return 0;
}
/* Status of PHY CHIP */
static int r6040 phy mode chk(struct net device *dev)
       struct r6040_private *lp = netdev_priv(dev);
       void __iomem *ioaddr = lp->base;
       int phy_dat;
       /* PHY Link Status Check */
       phy_dat = r6040_phy_read(ioaddr, lp->phy_addr, 1);
       if (!(phy_dat & 0x4))
                                     /* Link Failed, full duplex */
              phy_dat = 0x8000;
       /* PHY Chip Auto-Negotiation Status */
       phy_dat = r6040_phy_read(ioaddr, lp->phy_addr, 1);
       if (phy_dat & 0x0020) {
               /* Auto Negotiation Mode */
               phy_dat = r6040_phy_read(ioaddr, lp->phy_addr, 5);
              phy_dat &= r6040_phy_read(ioaddr, lp->phy_addr, 4);
               if (phy_dat & 0x140)
                      \overline{\ \ }/* Force full duplex */
                      phy dat = 0x8000;
               else
                      phy_dat = 0;
       } else {
               /* Force Mode */
              phy_dat = r6040_phy_read(ioaddr, lp->phy_addr, 0);
               if (phy dat & 0 \times 100)
                      phy_dat = 0x8000;
               else
                      phy dat = 0x0000;
       return phy dat;
};
static void r6040 set carrier(struct mii if info *mii)
       if (r6040_phy_mode_chk(mii->dev)) {
               /* autoneg is off: Link is always assumed to be up */
               if (!netif_carrier_ok(mii->dev))
                      netif_carrier_on(mii->dev);
       } else
               r6040 phy mode chk(mii->dev);
}
// ioctl to change mii settings
static int r6040 ioctl(struct net device *dev, struct ifreq *rq, int cmd)
{
       struct r6040_private *lp = netdev_priv(dev);
       struct mii ioctl data *data = if mii(rq);
       int rc;
       if (!netif_running(dev))
              return -EINVAL;
       spin_lock_irq(&lp->lock);
       rc = generic mii ioctl(&lp->mii if, data, cmd, NULL);
       spin_unlock_irq(&lp->lock);
       r6040_set_carrier(&lp->mii_if);
```

```
return rc:
}
// Function reading incoming packets and forwarding
// them to the protocol layer
static int r6040 rx(struct net device *dev, int limit)
       struct r6040_private *priv = netdev_priv(dev);
       struct r6040_descriptor *descptr = priv->rx_remove_ptr;
       struct sk_buff *skb_ptr, *new_skb;
       int count = 0;
       u16 err;
       /* Limit not reached and the descriptor belongs to the CPU */
       // Iterate over rx descriptors
       while (count < limit && !(descptr->status & DSC OWNER MAC)) {
               /* Read the descriptor status */
              err = descptr->status;
               /* Global error status set */
              if (err & DSC_RX_ERR) {
                      /* RX dribble */
                      if (err & DSC_RX_ERR_DRI)
                             dev->stats.rx frame errors++;
                      /* Buffer length exceeded */
                      if (err & DSC_RX_ERR_BUF)
                             dev->stats.rx_length_errors++;
                      /* Packet too long */
                      if (err & DSC_RX ERR LONG)
                             dev->stats.rx_length_errors++;
                      /* Packet < 64 bytes */
                      if (err & DSC RX ERR RUNT)
                             dev->stats.rx_length_errors++;
                      /* CRC error */
                      if (err & DSC RX ERR CRC) {
                             spin_lock(&priv->lock);
                             dev->stats.rx crc errors++;
                             spin unlock(&priv->lock);
                      goto next_descr;
              /* Packet successfully received */
              // We're going to pass the descriptor's skb
               // to the protocol layer. Allocate a new skb
              // that will then be attached to the descriptor.
              new_skb = netdev_alloc_skb(dev, MAX_BUF_SIZE);
              if (!new skb) {
                      dev->stats.rx_dropped++;
                      goto next_descr;
               // incoming skb that will be passed to the protocol layer.
               skb ptr = descptr->skb ptr;
              skb_ptr->dev = priv->dev;
               /* Do not count the CRC */
               // Add data to the skb, by moving the skb's tail pointer
              skb_put(skb_ptr, descptr->len - 4);
               // Return ownership of the descriptor buffer to the CPU (after DMA),
               // needed to access the packet data
              pci_unmap_single(priv->pdev, le32_to_cpu(descptr->buf),
                                     MAX_BUF_SIZE, PCI_DMA_FROMDEVICE);
               skb_ptr->protocol = eth_type_trans(skb_ptr, priv->dev);
               /* Send to upper layer */
              netif_receive_skb(skb_ptr);
```

```
// Update device stats
               dev->last rx = jiffies;
                                             // Current time (in timer ticks)
               dev->stats.rx packets++;
               dev->stats.rx_bytes += descptr->len - 4;
               /* put new skb into descriptor */
               // to make this descriptor available again for new incoming packets.
               descptr->skb_ptr = new_skb;
               // Given ownership of the new descriptor buffer to the device (for DMA)
               descptr->buf = cpu_to_le32(pci_map_single(priv->pdev,
                                             descptr->skb_ptr->data,
                                     MAX BUF SIZE, PCI DMA FROMDEVICE));
next_descr:
               /* put the descriptor back to the MAC */
               descptr->status = DSC OWNER MAC;
               descptr = descptr->vndescp;
               count++;
       priv->rx_remove_ptr = descptr;
       return count;
}
// Called at the completion of a transmit operation.
// Need to check for transfer errors
static void r6040 tx(struct net device *dev)
{
       struct r6040_private *priv = netdev_priv(dev);
       struct r6040 descriptor *descptr;
       void __iomem *ioaddr = priv->base;
       struct sk_buff *skb_ptr;
       u16 err;
       spin_lock(&priv->lock);
       descptr = priv->tx remove ptr;
       while (priv->tx_free_desc < TX_DCNT) {</pre>
               /* Check for errors */
               err = ioread16(ioaddr + MLSR);
               if (err & 0x0200)
                      dev->stats.rx_fifo_errors++;
               if (err & (0x2000 \mid 0x4000))
                      dev->stats.tx_carrier_errors++;
               if (descptr->status & DSC OWNER MAC)
                      break; /* Not complete */
               skb_ptr = descptr->skb_ptr;
               // Unmap the DMA streaming buffer. DMA done.
               pci unmap single(priv->pdev, le32 to cpu(descptr->buf),
                      skb_ptr->len, PCI_DMA_TODEVICE);
               /* Free buffer */
               // Release the tx descriptor and make it available for future transfers
               dev_kfree_skb_irq(skb_ptr);
               descptr->skb_ptr = NULL;
               /* To next descriptor */
               descptr = descptr->vndescp;
               priv->tx free desc++;
       priv->tx_remove_ptr = descptr;
       if (priv->tx free desc)
               // Accept more tx requests if descriptors available
               netif wake queue(dev);
       spin_unlock(&priv->lock);
}
```

```
// Function reading received packets in polled mode.
static int r6040_poll(struct napi_struct *napi, int budget)
       struct r6040 private *priv =
              container_of(napi, struct r6040_private, napi);
       struct net device *dev = priv->dev;
       void iomem *ioaddr = priv->base;
       int work done;
       // Receive / consume packets
       work_done = r6040_rx(dev, budget);
       if (work_done < budget) {</pre>
               // All packets consumed. Switch back to interrupt mode.
              netif_rx_complete(dev, napi);
               /* Enable RX interrupt */
              iowrite16(ioread16(ioaddr + MIER) | RX_INTS, ioaddr + MIER);
       return work_done;
}
/* The RDC interrupt handler. */
static irqreturn_t r6040_interrupt(int irq, void *dev_id)
       struct net_device *dev = dev_id;
       struct r6040_private *lp = netdev_priv(dev);
       void __iomem *ioaddr = lp->base;
       u16 status;
       /* Mask off RDC MAC interrupt */
       iowrite16(MSK INT, ioaddr + MIER);
       /* Read MISR status and clear */
       status = ioread16(ioaddr + MISR);
       // Interrupt not for our device, ignored
       if (status == 0x0000 || status == 0xffff)
              return IRQ NONE;
       /* RX interrupt request */
       // If this was a rx event
       if (status & RX_INTS) {
              if (status & RX_NO_DESC) {
                      /* RX descriptor unavailable */
                      dev->stats.rx_dropped++;
                      dev->stats.rx_missed_errors++;
              if (status & RX_FIFO_FULL)
                      dev->stats.rx_fifo_errors++;
              /* Mask off RX interrupt */
              // We disable the RX interrupt to switch to polled mode.
              iowrite16(ioread16(ioaddr + MIER) & ~RX INTS, ioaddr + MIER);
              // We add the device to a polled list
              // This is a softirq to offload the work of posting
              // received packets to the protocol stack.
              netif_rx_schedule(dev, &lp->napi);
               // The r6040_poll function will be called. It was
               // attached to lp->napi by the netif_napi_add() call
              // in the probe() function.
       }
       /* TX interrupt request */
       // Much simpler! Signals the completion
       // of a transmit operation.
       if (status & TX INTS)
              r6040_tx(dev);
       return IRQ_HANDLED;
}
```

```
#ifdef CONFIG NET POLL CONTROLLER
static void r6040_poll_controller(struct net_device *dev)
       disable irq(dev->irq);
       r6040 interrupt(dev->irq, dev);
       enable irq(dev->irq);
#endif
/* Init RDC MAC */
// Called in the open function - Gets the device ready to tx and rx
static int r6040_up(struct net_device *dev)
{
       struct r6040_private *lp = netdev_priv(dev);
       void iomem *ioaddr = lp->base;
       int ret;
       /* Initialise and alloc RX/TX buffers */
       r6040 init txbufs(dev);
       ret = r6040_alloc_rxbufs(dev);
       if (ret)
               return ret;
       /* Read the PHY ID */
       lp->switch_sig = r6040_phy_read(ioaddr, 0, 2);
       if (lp->switch_sig == ICPLUS_PHY_ID) {
               r6040_phy_write(ioaddr, 29, 31, 0x175C); /* Enable registers */
               1p->phy_mode = 0x8000;
       } else {
               /* PHY Mode Check */
               r6040_phy_write(ioaddr, lp->phy_addr, 4, PHY_CAP);
               r6040_phy_write(ioaddr, lp->phy_addr, 0, PHY_MODE);
               if (PHY MODE == 0x3100)
                       lp->phy mode = r6040 phy mode chk(dev);
               else
                       lp->phy_mode = (PHY_MODE & 0x0100) ? 0x8000:0x0;
       }
       /* Set duplex mode */
       lp->mcr0 |= lp->phy mode;
       /* improve performance (by RDC guys) */
       r6040_phy_write(ioaddr, 30, 17, (r6040_phy_read(ioaddr, 30, 17) | 0x4000));
r6040_phy_write(ioaddr, 30, 17, ~((~r6040_phy_read(ioaddr, 30, 17)) | 0x2000));
       r6040_phy_write(ioaddr, 0, 19, 0x0000);
       r6040 phy write(ioaddr, 0, 30, 0x01F0);
       /* Initialize all MAC registers */
       r6040 init mac regs(dev);
       return 0:
}
 A periodic timer routine
       Polling PHY Chip Link Status
*/
static void r6040 timer(unsigned long data)
{
       struct net_device *dev = (struct net_device *)data;
       struct r6040_private *lp = netdev_priv(dev);
       void iomem *ioaddr = lp->base;
       u16 phy_mode;
       /* Polling PHY Chip Status */
       if (PHY_MODE == 0x3100)
```

```
phy_mode = r6040_phy_mode_chk(dev);
       else
              phy mode = (PHY MODE & 0x0100) ? 0x8000:0x0;
       if (phy_mode != lp->phy_mode) {
              lp->phy_mode = phy_mode;
              lp->mcr0 = (lp->mcr0 & 0x7fff) | phy mode;
              iowrite16(lp->mcr0, ioaddr);
              printk(KERN_INFO "Link Change %x \n", ioread16(ioaddr));
       }
       /* Timer active again */
       mod_timer(&lp->timer, round_jiffies(jiffies + HZ));
}
/* Read/set MAC address routines */
static void r6040_mac_address(struct net_device *dev)
       struct r6040_private *lp = netdev_priv(dev);
       void __iomem *ioaddr = lp->base;
       u16 *adrp;
       /* MAC operation register */
       iowrite16(0x01, ioaddr + MCR1); /* Reset MAC */
       iowrite16(2, ioaddr + MAC_SM); /* Reset internal state machine */
       iowrite16(0, ioaddr + MAC_SM);
       udelay(5000);
       /* Restore MAC Address */
       adrp = (u16 *) dev->dev_addr;
       iowrite16(adrp[0], ioaddr + MID_0L);
       iowrite16(adrp[1], ioaddr + MID_0M);
       iowrite16(adrp[2], ioaddr + MID_0H);
}
// Open function - Called with ethx is opened
static int r6040 open(struct net device *dev)
       struct r6040_private *lp = netdev_priv(dev);
       int ret;
       /* Request IRQ and Register interrupt handler */
       // Register the IRQ handler at net device open time.
       // Not needed earlier!
       ret = request_irq(dev->irq, &r6040_interrupt,
               IRQF_SHARED, dev->name, dev);
       if (ret)
              return ret;
       /* Set MAC address */
       r6040_mac_address(dev);
       /* Allocate Descriptor memory */
       // rx descriptor ring
       // allocated bus address received in &lp->rx_ring_dma
       lp->rx_ring =
              pci_alloc_consistent(lp->pdev, RX_DESC_SIZE, &lp->rx_ring_dma);
       if (!lp->rx ring)
              return -ENOMEM;
       // tx descriptor ring
       lp->tx_ring =
              pci_alloc_consistent(lp->pdev, TX_DESC_SIZE, &lp->tx_ring_dma);
       if (!lp->tx_ring) {
              // Failed. Free the rx ring before exiting
              pci free consistent(lp->pdev, RX DESC SIZE, lp->rx ring,
                                   lp->rx_ring_dma);
              return -ENOMEM;
```

```
// Initialize MAC, alloc and initialize tx and rx skbs
       ret = r6040_up(dev);
       if (ret) {
               pci_free_consistent(lp->pdev, TX_DESC_SIZE, lp->tx_ring,
                                                     lp->tx_ring_dma);
               pci_free_consistent(lp->pdev, RX_DESC_SIZE, lp->rx_ring,
                                                     lp->rx ring dma);
               return ret;
       }
       napi enable(&lp->napi); // Enable NAPI mode (polling mode when busy, intr mode otherwise)
       netif_start_queue(dev); // Start accepting to rx / tx packets
       /* set and active a timer process */
       // Periodic time to check the status of the phy link
       setup_timer(&lp->timer, r6040_timer, (unsigned long) dev);
       if (lp->switch_sig != ICPLUS_PHY_ID)
   mod_timer(&lp->timer, jiffies + HZ);
       return 0;
// Transmit function - Called by the protocol stack.
// Declared by attaching to the netdev structure
static int r6040_start_xmit(struct sk_buff *skb, struct net_device *dev)
       // skb: socket buffer - data received from the protocol stack
       void __iomem *ioaddr = lp->base;
       unsigned long flags;
{
       struct r6040_private *lp = netdev_priv(dev);
       struct r6040_descriptor *descptr;
       int ret = NETDEV TX OK;
       /* Critical Section */
       // Prevent concurrent access to netdev private data
       spin_lock_irqsave(&lp->lock, flags);
       /* TX resource check */
       if (!lp->tx_free_desc) {
               // No free tx descriptor left
               spin unlock irqrestore(&lp->lock, flags);
               // Stop accepting packets
               netif_stop_queue(dev);
               printk(KERN_ERR DRV_NAME ": no tx descriptor\n");
               ret = NETDEV_TX_BUSY;
               return ret;
       /* Statistic Counter */
       // Increment tx stats for ifconfig
       dev->stats.tx_packets++;
       dev->stats.tx bytes += skb->len;
       /* Set TX descriptor & Transmit it */
       lp->tx_free_desc--;
       descptr = lp->tx insert ptr;
       if (skb->len < MISR)
               descptr->len = MISR;
       else
               descptr->len = skb->len;
       descptr->skb_ptr = skb;
       // Map a tx descriptor ready for DMA
       descptr->buf = cpu_to_le32(pci_map_single(lp->pdev,
               skb->data, skb->len, PCI_DMA_TODEVICE));
```

```
descptr->status = DSC_OWNER_MAC;
       /* Trigger the MAC to check the TX descriptor */
       \ensuremath{//} This means, start the DMA from skb to device
       iowrite16(0x01, ioaddr + MTPR);
       lp->tx_insert_ptr = descptr->vndescp;
       /* If no tx resource, stop */
       // Stop accepting to transmit packets
       if (!lp->tx free desc)
               netif stop queue(dev);
       dev->trans start = jiffies;
       spin_unlock_irqrestore(&lp->lock, flags);
       return ret;
}
// Multicast support - Not detailed here.
static void r6040_multicast_list(struct net_device *dev)
{
       struct r6040_private *lp = netdev_priv(dev);
       void __iomem *ioaddr = lp->base;
       u16 *adrp;
       u16 reg;
       unsigned long flags;
       struct dev_mc_list *dmi = dev->mc_list;
       int i;
       /* MAC Address */
       adrp = (u16 *)dev->dev addr;
       iowrite16(adrp[0], ioaddr + MID_0L);
       iowrite16(adrp[1], ioaddr + MID_0M);
iowrite16(adrp[2], ioaddr + MID_0H);
       /* Promiscous Mode */
       spin_lock_irqsave(&lp->lock, flags);
       /* Clear AMCP & PROM bits */
       reg = ioread16(ioaddr) & \sim 0 \times 0120;
       if (dev->flags & IFF_PROMISC) {
               reg = 0x0020;
               1p->mcr0 | = 0x0020;
       /* Too many multicast addresses
        * accept all traffic */
       else if ((dev->mc_count > MCAST_MAX)
               | (dev->flags & IFF ALLMULTI))
               reg |= 0x0020;
       iowrite16(reg, ioaddr);
       spin unlock irgrestore(&lp->lock, flags);
       /* Build the hash table */
       if (dev->mc_count > MCAST_MAX) {
               u16 hash table[4];
               u32 crc;
               for (i = 0; i < 4; i++)
                       hash table[i] = 0;
               for (i = 0; i < dev->mc_count; i++) {
                       char *addrs = dmi->dmi addr;
                       dmi = dmi->next;
                       if (!(*addrs & 1))
                               continue;
```

```
crc = ether_crc_le(6, addrs);
                        crc >>= 26;
                        hash_table[crc >> 4] |= 1 << (15 - (crc & 0xf));
                /* Write the index of the hash table */
                for (i = 0; i < 4; i++)
                        iowrite16(hash_table[i] << 14, ioaddr + MCR1);</pre>
                /* Fill the MAC hash tables with their values */
                iowrite16(hash_table[0], ioaddr + MAR0);
                iowrite16(hash_table[1], ioaddr + MAR1);
iowrite16(hash_table[2], ioaddr + MAR2);
                iowrite16(hash_table[3], ioaddr + MAR3);
        /* Multicast Address 1~4 case */
        for (i = 0, dmi; (i < dev->mc_count) && (i < MCAST_MAX); i++) {
                adrp = (u16 *)dmi->dmi addr;
                iowrite16(adrp[0], ioaddr + MID_1L + 8*i);
                iowrite16(adrp[1], ioaddr + MID_1M + 8*i);
iowrite16(adrp[2], ioaddr + MID_1H + 8*i);
                dmi = dmi->next;
        for (i = dev->mc_count; i < MCAST_MAX; i++) {
    iowrite16(0xffff, ioaddr + MID_0L + 8*i);</pre>
                iowrite16(0xffff, ioaddr + MID_0M + 8*i);
                iowrite16(0xffff, ioaddr + MID_OH + 8*i);
        }
// Ops for configuring ethx from user space with ethtool
static void netdev get drvinfo(struct net device *dev,
                        struct ethtool_drvinfo *info)
{
        struct r6040 private *rp = netdev priv(dev);
        strcpy(info->driver, DRV_NAME);
        strcpy(info->version, DRV VERSION);
        strcpy(info->bus_info, pci_name(rp->pdev));
}
static int netdev_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
        struct r6040 private *rp = netdev priv(dev);
        int rc;
        spin_lock_irq(&rp->lock);
        rc = mii_ethtool_gset(&rp->mii_if, cmd);
        spin_unlock_irq(&rp->lock);
        return rc;
}
static int netdev set settings(struct net device *dev, struct ethtool cmd *cmd)
        struct r6040 private *rp = netdev priv(dev);
        int rc;
        spin_lock_irq(&rp->lock);
        rc = mii ethtool sset(&rp->mii if, cmd);
        spin_unlock_irq(&rp->lock);
        r6040 set carrier(&rp->mii if);
        return rc;
}
static u32 netdev_get_link(struct net_device *dev)
        struct r6040_private *rp = netdev_priv(dev);
```

```
return mii_link_ok(&rp->mii_if);
}
// Ops for configuring ethx from user space with ethtool
static struct ethtool_ops netdev_ethtool_ops = {
       .get_drvinfo = netdev_get_drvinfo,
                            = netdev_get_settings,
       .get settings
                         = netdev_set_settings,
       .set settings
       .get_link
                           = netdev_get_link,
};
static int devinit r6040 init one(struct pci dev *pdev,
                                      const struct pci device id *ent)
{
       // Device probe function - Called when the bus finds this device
       struct net_device *dev; // Structure representing the net device (ethx)
       struct r6040_private *lp;
       void __iomem *ioaddr;
       int err, io size = R6040 IO SIZE;
       static int card_idx = -1;
       int bar = 0;
                       // Base address register (on the PCI bus)
       long pioaddr;
       u16 *adrp;
       printk(KERN_INFO "%s\n", version);
       // Enable the PCI device. This makes device configuration accessible.
       // A IRQ line is also assigned then (if not done yet by the BIOS)
       err = pci enable device(pdev);
       if (err)
              goto err_out;
       /* this should always be supported */
       // Ask for a 32-bit DMA range
       err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
       if (err) {
              printk(KERN_ERR DRV_NAME "32-bit PCI DMA addresses"
                             "not supported by the card\n");
              goto err out;
       }
       // Needed to use DMA consistent buffers that can go above 4GB addresses
       err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
       if (err) \overline{\{}
              printk(KERN_ERR DRV_NAME "32-bit PCI DMA addresses"
                             "not supported by the card\n");
              goto err_out;
       }
       /* IO Size check */
       // Check the size of PCI device I/O mapped area described by BARO
       if (pci_resource_len(pdev, 0) < io_size) {</pre>
              printk(KERN_ERR DRV_NAME "Insufficient PCI resources, aborting\n");
              err = -EIO;
              goto err_out;
       pioaddr = pci_resource_start(pdev, 0);
                                                   /* IO map base address */
       // Enable the device to become a master on the bus (to do DMA)
       pci_set_master(pdev);
       // Allocate a net device (Ethernet type)
```

```
dev = alloc_etherdev(sizeof(struct r6040_private));
if (!dev) {
       printk(KERN_ERR DRV_NAME "Failed to allocate etherdev\n");
       err = -ENOMEM;
       goto err out;
// Makes pdev->dev become the parent of net (net->net.parent=&pdev->dev)
SET_NETDEV_DEV(dev, &pdev->dev);
// Get network device private data
lp = netdev_priv(dev);
// Reserve all PCI I/O port regions
err = pci_request_regions(pdev, DRV_NAME);
if (err) {
       printk(KERN_ERR DRV_NAME ": Failed to request PCI regions\n");
       goto err out free dev;
}
// Map the physical addresses described by BAR0
// This gives a virtual address that the kernel can
// access (PCI wrapper around ioremap)
ioaddr = pci_iomap(pdev, bar, io_size);
if (!ioaddr) {
       printk(KERN_ERR "ioremap failed for device %s\n",
              pci_name(pdev));
       err = -EIO;
       goto err_out_free_res;
/* Init system & device */
// Keep track of the ioaddr in the netdev private data
lp->base = ioaddr;
// Use the IRQ line allocated by the PCI bus
dev->irq = pdev->irq;
// Initialize the netdev private data spinlock
spin_lock_init(&lp->lock);
// Attach the netdev to the PCI dev.
// Useful to retrieve the netdev in the PCI remove hook.
// netdev can't be a global variable: you could have
// several of them (multiple devices)
pci_set_drvdata(pdev, dev);
/* Set MAC address */
card_idx++;
adrp = (u16 *)dev->dev addr;
adrp[0] = ioread16(ioaddr + MID_0L);
adrp[1] = ioread16(ioaddr + MID 0M);
adrp[2] = ioread16(ioaddr + MID_OH);
/* Link new device into r6040 root dev */
lp->pdev = pdev;
lp->dev = dev;
/* Init RDC private data */
// RDC: name of the device vendor
lp->mcr0 = 0x1002;
lp->phy addr = phy table[card idx];
lp->switch_sig = 0;
/* The RDC-specific entries in the device structure. */
dev->open = &r6040_open;
                                            // Called when ethx is opened
```

```
dev->hard_start_xmit = &r6040_start xmit;
                                                    // Called when a packet is emitted
                                                    // by the network stack
       dev->stop = &r6040 close;
                                                    // Called when ethx is closed
       dev->get_stats = r6040_get_stats;
                                                    // Device rx and tx count stats
       dev->set multicast list = &r6040 multicast list;
       dev->do_ioctl = &r6040_ioctl;
       dev->ethtool ops = &netdev ethtool ops;
                                                    // Ops for ethtool, allowing to configure
                                                    // the ethx from userspace: set half/full duplex,
                                                    // change MTU...
       dev->tx timeout = &r6040 tx timeout;
       dev->watchdog_timeo = TX_TIMEOUT;
#ifdef CONFIG NET POLL CONTROLLER
       dev->poll_controller = r6040_poll_controller;
#endif
       netif_napi_add(dev, &lp->napi, r6040_poll, 64);
                                                           // NAPI: New API - Uses polling mode
                                                           // when busy, and gets back to interrupt
                                                           // mode when it's done. This attaches the
                                                           // r6040 poll routine to lp->napi. This
                                                           // function will be used in polled mode.
       lp->mii if.dev = dev;
       lp->mii_if.mdio_read = r6040_mdio_read;
       lp->mii_if.mdio_write = r6040_mdio_write;
       lp->mii_if.phy_id = lp->phy_addr;
       lp->mii_if.phy_id_mask = 0x1f;
       lp->mii_if.reg_num_mask = 0x1f;
       /* Register net device. After this dev->name assign */
       // The net device is ready - Activate it.
       // Allow it to be opened and accessed.
       err = register_netdev(dev);
       if (err) {
              printk(KERN ERR DRV NAME ": Failed to register net device\n");
              goto err_out_unmap;
       return 0;
err_out_unmap:
       pci_iounmap(pdev, ioaddr);
err out free res:
       pci_release_regions(pdev);
err out free dev:
       free_netdev(dev);
err_out:
       return err:
}
static void devexit r6040 remove one(struct pci dev *pdev)
{
       // Device remove function - Run when a remove event is received
       struct net_device *dev = pci_get_drvdata(pdev);
       // See the probe function for details
       unregister_netdev(dev);
       pci_release_regions(pdev);
       free netdev(dev);
       pci_disable_device(pdev);
       pci set drvdata(pdev, NULL);
}
static struct pci device id r6040 pci tbl[] = {
       { PCI_DEVICE(PCI_VENDOR_ID_RDC, 0x6040) }, // Table of supported devices
       { 0 }
MODULE_DEVICE_TABLE(pci, r6040_pci_tbl);
```