END TERM EXAMINATION

THIRD SEMESTER [B.TECH)] FEBRUARY 2023

Subject: Digital Logic And Computer Design

Paper Code: ECC-207	Subject: Digital Logic And Computer Design
Time: 3 Hours	Maximum Marks: 75
Tunto o monto	

Note: Attempt five questions Q.No. 1 which is compulsory. Select one question from each Unit. Internal choice is indicated. Assume missing data, if any.

Q1.	Atten	npt all questions: (3x5=15)
	,(a)	Write the base of the following number systems: Decimal, Binary, Octal, and Hexadecimal.
	(b)	Draw symbol and write the truth table of JK flip flop.
	(c)	State the necessity of multiplexer.
	(d)	Write about parallel priority interrupts.
	(e)	List out the typical characteristic of multiprocessors.
		UNIT-I
Q2.	(a)	State and prove De Morgan's Theorems. (5)
Ų2.	(b)	Design 1: 16 demultiplexer using 1: 4 demultiplexers. (10)
Q3.	(a)	Draw the circuit diagram of BCD to 7 segment decoder and write its truth table. (7)
	(I=)	its truth table. Simplify the following Boolean function,
	(p)	$f(W,X,Y,Z)=\sum m(2,6,8,9,10,11,14,15)$
		UsingQuine-McClukey tabular method. (8)
		UNIT-II
Q4.	(a)	Describe the working of Master-Slave JK Flip-Flop with Truth Table and Logic diagram. (7)
	<i>(</i> 1.)	Table and Logic diagram. (7) Describe the operation of 4 bit SISO shift register with the help of
	(b)-	block diagram, truth table and timing diagram. (8)
Q5.	(a)	Draw the block diagram of Programmable Logic Array. (7)
	/(b)	Define modulus of a counter? Write down the number of flip flops required for mod-5 counter? (8)
		UNIT-III
Q6.	(a)	Explain the organizations of micro programmed control unit with neat sketch. (8)
	(b)	neat sketch. (8) What are the different phases of a basic computer instruction
	(0)	cycle? Explain instruction cycle with flowchart. (7)
Q7.	(a)	Explain with a neat diagram, system configuration incorporating an I/O processor. (8)
	(b)	Discuss the following: Computer configuration for micro program, Symbolic micro program and binary micro program. (7)

P.T.O.

[-2-]

UNIT-IV

Q8.	(a) (b)	and explain how it's working.	ly 8) 7)
Q9.	(a)	Explain how memory management unit provides memor	ry 7)
	(b)	protection. Explain Cache with Set-Associative and direct mapping. Assum your own example address and explain.	ie 3)
