

03/08/15

## SWITCHING THEORY AND LOGIC DESIGN.

Text books :- R.P. Jain

Morris Mano.

Reference book :- Sanjay Sharma

P. Raja

B Flyord

Salivahan.

Anand Kumar (from Library) :

03/08/15

### INTRODUCTION:-

④ Signal :- A signal is a fn representing a physical quantity which may be a fn of one or more independent variables like, time, position, distance, temperature, force etc and contain information about the nature or behaviour of the same phenomenon.


### Classification of signals

There are basically 2 types of signals.

① Analog Signal

These are the signals which are continuous in nature and can have any value in a limited range.


The electronic circuits used to process these signals are known as analog circuits.



② Digital Signal


Digital signals are the signals which have only 2 levels namely <sup>low</sup> & <sub>high</sub> (HIGH) <sup>1</sup> & <sub>0</sub> (OFF).

The electronic ckt used to process these signals are known as digital circuits.




Digital  $V_{max} = 5V, 0\text{Hz}$ .  
Analog  $V_{max} = 220, 50\text{Hz}$ .

## Variation in temperature.



Analog




LOGIC LEVELS :- There are two types of logic levels

- 1) positive logic level
- 2) Negative logic level


1) positive logic level :- If the high voltage level is used to represent 1 and low voltage level is used to represent zero then the system is known as positive logic level.

2) Negative logic level :- If the high voltage level represents zero and low voltage level represents 1 then the system is known as negative logic level.

In general any voltage b/w 0V and 0.8V represents the logic zero and any voltage b/w 2V & 5V represents logic 1. The range b/w 0.8V and 2V is known as intermediate range, & if the signal falls b/w this range then the response is not predictable.





+ve LL



-ve LL

### PULSE WAVE FORM :-



## OSLOBLIS


## LOGIC GATES

Logic gates are the fundamental building blocks of the digital system. The name logic gate is derived from the ability of such a device to make decisions in the sense that it produce one output level when some combination of input level are present and a different output level when other combination of I/P levels are present.

(Def) **TRUTH TABLE** :- A table which list or shows all the possible combination of I/P variable and corresponding outputs is known as truth table. It shows how the logic circuit's output is form respond to various combination of logic levels at the I/P.

## BASIC GATES / AOI LOGIC / ALL GATES

### 1) AND GATE :- (nothing gate)




Logic design.

Truth table.

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$[Y = A \cdot B]$   
Logic expression

### 2) OR GATE :- (any gate)



Logic Design.

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

$[Y = A + B]$

3) NOT GATE :-




A	Y
0	1
1	0

$$Y = \bar{A}$$

UNIVERSAL GATES :-


1) NAND GATE (NOT + AND) :-



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

$$\overline{AB} = Y$$

2) NOR-GATE (NOT + OR) :-




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

$$Y = \overline{A+B}$$

EXCLUSIVE GATES :-

1) EX-OR GATE / Anticoincidence gate / Inequality detector




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

modulo sum


$$Y = A \oplus B$$

$$= \bar{A}B + \bar{B}A$$


2) EX-NOR GATE | coincidence gate | equality detector.



Q)  $\bar{A}B + A\bar{B}$  draw using AOI logic




Q)  $AB + \bar{A}\bar{B}$





### REALIZATIONS:-

1) NOT GATE from NAND





2) AND Using NAND







3) OR GATE using NAND



$$\overline{\overline{A+B}} = (\overline{\overline{A}}, \overline{\overline{B}}) = B$$





4) NOT gate using NOR





5) AND gate using NOR





6) OR gate using NOR



7) NOR gate using NAND.




8) NAND using NOR



10.8.15  
9) EX-OR using NAND GATE:-

$$Y = A\bar{B} + \bar{A}B.$$

$$Y = \frac{(A\bar{B} + \bar{A}B)}{\bar{A}\bar{B} \cdot \bar{A}B} \quad (\text{DMT})$$




10) Ex-NOR using NAND Gate:-

$$Y = AB + \bar{A}\bar{B}$$

$$Y = \frac{(AB + \bar{A}\bar{B})}{(AB \cdot \bar{A}\bar{B})}$$

$$Y = \frac{(AB + \bar{A}\bar{B})}{(AB \cdot \bar{A}\bar{B})}$$



Q) Realize Ex-OR gate using 4 NAND gate only.

$$Y = A\bar{B} + \bar{A}B.$$


$$= A\bar{B} + A\bar{A} + \bar{A}B + B\bar{B}$$

$$= A(\bar{A} + \bar{B}) + B(\bar{A} + B)$$

$$= A(\bar{A}\bar{B}) + B(\bar{A}B) \quad (\text{DMT})$$


$$= \underline{A(\bar{A}\bar{B})} + \underline{B(\bar{A}B)}$$

$$= \underline{\underline{A(\bar{A}\bar{B})}} \cdot \underline{\underline{B(\bar{A}B)}} \quad \text{DMT}$$



ENABLE AND INHIBIT CIRCUIT:-

Given the two I/P or waveform represent the o/p wave form.



## BOOLEAN ALGEBRA :-

1) Duality :- Duals

$$+ \rightarrow \cdot \quad \cdot \rightarrow +$$

$$0 \rightarrow 1 \quad 1 \rightarrow 0$$

e.g:-  $A + (B \cdot C) + D = A \cdot (B + C) \cdot D$

$$1 + 1 = 1$$

$$\Rightarrow 0 \cdot 0 = 0$$

2) Prove DMT using truth table :-

a)  $(\bar{A} + B) = \bar{A} \cdot \bar{B}$

b)  $(\bar{A} \cdot \bar{B}) = \bar{A} + \bar{B}$

A	B	$A + B$	$(\bar{A} + B)$	$A \cdot B$	$\bar{A} \cdot \bar{B}$
0	0	0	1	0	1
0	1	1	0	0	0
1	0	1	0	0	0
1	1	1	0	1	0

from the (vi) and (iv) column the DMT is proved.

## THEOREMS :-

1a) Consensus / Included factor theorem:-

It states that

$$AB + \bar{A}C + BC = AB + AC$$

$$\text{L.H.S} \Rightarrow AB + \bar{A}C + BC$$

$$= AB(C + \bar{C}) + \bar{A}(CB + \bar{B})C + (A + \bar{A})BC$$

$$= ABC + A\bar{B}\bar{C} + \bar{A}BC + \bar{A}\bar{B}C + ABC + \bar{ABC}$$

$$\begin{aligned}
 \text{L.H.S} &\rightarrow AB + \bar{A}C + BC(A + \bar{A}) \\
 &= AB + \bar{A}C + ABC + \bar{A}BC \\
 &= AB(1+C) + \bar{A}C(1+B) \\
 AB + \bar{A}C &= \text{R.H.S}
 \end{aligned}$$

Hence proved

a)  $1 + A = 1$

b)  $1 + BC, 1 + \bar{A} = 1$

c)  $\bar{\bar{A}} = A$

d)  $A \cdot \bar{A} = 0$

e)  $A + \bar{A} = 1$

} AXIOMS

1b)  $(A+B)(\bar{A}+C)(B+C) = (A+B)(\bar{A}+C)$

$$\begin{aligned}
 \text{L.H.S} &\rightarrow (A+B)(\bar{A}+C)(B+C) \\
 &= (A\bar{A} + AC + \bar{A}B + BC)(B+C) \\
 &= (AC + \bar{A}B + BC)(B+C) \\
 &= ABC + AC \cdot C + \bar{A}B \cdot B + BC \cdot C \\
 &= ABC + AC + \bar{A}B + BC \\
 AC(B+1) &+ \bar{A}B + BC \\
 &= AC + \bar{A}B + BC \\
 &= AC + (\bar{A}+C)B.
 \end{aligned}$$

R.H.S =  $(A+B)(\bar{A}+C)$


$$\begin{aligned}
 &= A\bar{A} + AC + \bar{A}B + BC \\
 &= AC + \bar{A}B + BC \\
 &= \text{L.H.S}
 \end{aligned}$$

Proved

a) Transposition theorem :-

$$\begin{aligned} AB + \bar{A}C + BC &= (A+C)(\bar{A}+B) \\ \text{R.H.S.} &= (A+C)(\bar{A}+B) \\ &= A\bar{A} + AB + \bar{A}C + BC \\ &= AB + \bar{A}C + BC = \text{L.H.S.} \\ &\text{hence proved} \end{aligned}$$

Convert logic Exp to Boolean exp :-



$$= (\bar{A}\bar{B})(CD).(\bar{E}\bar{F} + H + \bar{G})$$

$$= (\bar{A}\bar{B})(CD).(\bar{\bar{E}}\bar{F}.H.\bar{G})$$

$$= (\bar{A}\bar{B})(CD).(\bar{E}\bar{F}.H.\bar{G})$$

$$= (\bar{A} + \bar{B})(CD).(\bar{E}\bar{F}.H.\bar{G})$$

## 11.08.11

### BINARY CODES:-

#### 1) Binary coded Decimal (BCD Code):-

In BCD code each decimal digit is represented by a 4-bit binary no. The positional weights associated to binary bits in BCD code are  $8-4-2-1$  which is equal to  $2^3-2^2-2^1-2^0$

<u>Decimal</u>	<u>Binary</u>	<u>BCD</u>
0	0 0 0 0	0 0 0 0
1	0 0 0 1	0 0 0 1
2	0 0 1 0	0 0 1 0
3	0 0 1 1	0 0 1 1
4	0 1 0 0	0 1 0 0
5	0 1 0 1	0 1 0 1
6	0 1 1 0	0 1 1 0
7	0 1 1 1	0 1 1 1
8	1 0 0 0	1 0 0 0
9	1 0 0 1	1 0 0 1
10 (A)	1 0 1 0	0 0 0 1 0 0 0 0
11 (B)	1 0 1 1	0 0 0 1 0 0 0 1
12 (C)	1 1 0 0	0 0 0 1 0 0 1 0
13 (D)	1 1 0 1	0 0 0 1 0 0 1 1
14 (E)	1 1 1 0	0 0 0 1 0 1 0 0
15 (F)	1 1 1 1	0 0 0 1 0 1 0 1

BCD 8 bits  
are 3an

both  
diff

#### 2) Excess- 3 /sey complementary code:-

It is the modified form of BCD no. the excess 3 code can be derived from the natural BCD by adding 3 (0011) to each code

Decimal

	<u>BCD</u>
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

excess-3.

0011
0100
0101
0110
0111
1000
1001
1010
1011
1100

$$174 \rightarrow 001101010111$$

3) Gray-code :-

It is a special case of unit-distance code. In unit distance code bit patterns of two consecutive no. differs only in 1 bit position. These codes are also known as cyclic code or mirror reflected code.

	MSB	LSB
2	0⊕0⊕1⊕0	↓
Gray	→ 0011	3 → 0010

DecimalBCD Binary.

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110

Gray

0000
0001
0011
0010
0110
0111
0101

7	0111	0100
8	1000	101100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000

Grey  $\Rightarrow$  10101  
 Binary  $\Rightarrow$  11001

14108115

## ERROR CORRECTING AND DETECTING CODES.

10110  $\rightarrow$  10110  
 Transmitter receiver

10111 even p. noise 10110

PARITY method (No. of 1's odd).

Even parity

10110

even.

Odd parity.

odd.

11100

1

0

11011

0

1

10011

1

0

## NUMBER SYSTEM :-

Binary (2)  
(0,1)

Decimal (10)  
(0-9)

Octal (8)  
(0-7)

Hexadecimal (16)  
(0-9, A-F)

## Conversions :-

Binary  $(11011)_2 \Rightarrow$  a) Decimal

$$\begin{array}{r}
 1 \ 0 \ 1 \ 1 \\
 | \quad | \quad | \quad | \\
 1 \times 2^0 = 1 \\
 1 \times 2^1 = 2 \\
 0 \times 2^2 = 0 \\
 1 \times 2^3 = 8 \\
 1 \times 2^4 = 16
 \end{array} = (27)_{10}$$

b) Octal  $\Rightarrow \underbrace{01\ 1}_{3}, \underbrace{01\ 1}_{3} = (33)_8$

c) Hexadecimal :  $\underbrace{0001}_{1} \underbrace{1011}_{B} \Rightarrow (1B)_{16}$

eg:- ②  $11110.1100$

$$2^2 + 2^3 + 2^5 + 2^6 + 2^7 + 2^8$$

$$4 + 8 + 32 + 64 + 128 + 256 = (492)_{10}$$

b) Octal  $\Rightarrow \underbrace{111}_{7}, \underbrace{10}_{5}, \underbrace{1100}_{4} = (754)_8$

1) Hexa =  $\underbrace{0001}_{1}, \underbrace{1110}_{D}, \underbrace{1100}_{C} = (1DC)_{16}$

decimal - (21)<sub>10</sub> a) Binary :-  $2|21$

$$\begin{array}{r}
 2 | 10 \ 1 \\
 2 | 5 \ 0 \\
 2 | 2 \ 1 \\
 \hline & 1 \ 0
 \end{array} = (10101)_2$$

b) Octal  $8 | 21$

$$\downarrow \quad \uparrow$$

$$(25)_8$$

c) Hexa

$$\begin{array}{r} 16 \mid 21 : 5 \\ \quad \quad \quad \downarrow \\ \quad \quad \quad 1 \end{array} \quad (15)_{16}$$

e.g.:  $(98)_{10} \Rightarrow$

$$\begin{array}{r} 2 \mid 98 \\ 2 \mid 49 \quad 0 \\ 2 \mid 24 \quad 1 \\ 2 \mid 12 \quad 0 \\ 2 \mid 6 \quad 0 \\ 2 \mid 3 \quad 0 \\ 2 \mid 1 \quad 1 \\ 0 \end{array}$$

$$(01100010)_2$$

$$\begin{array}{r} 8 \mid 98 \\ 8 \mid 12 \quad 2 \\ 8 \mid 1 \quad 4 \\ 0 \end{array}$$

$$(142)_8$$

$$\begin{array}{r} 16 \mid 98 \\ 16 \mid 6 \quad 2 \\ 16 \mid 0 \end{array} \quad (62)_{16}$$

3) Octal  $(37)_8$ .

a) Binary  $(37)_8$

$$\begin{array}{r} 3 \quad 7 \\ 011 \quad 111 \end{array} \Rightarrow (011111)_2$$

b) Decimal  $\Rightarrow$

$$\begin{array}{r} 3 \quad 7 \\ \swarrow 7 \times 8^0 = 7 \\ \searrow 3 \times 8^1 = 24 \end{array} = (31)_{10}$$

c) Hexa:  $\underline{\underline{00011111}}_8 = (1F)_{16}$

Oct → Bin → Hex

e.g.:  $(46)_8$ .

a)  $\Rightarrow$  Binary  $\Rightarrow (100110)_2$

b.

$$\begin{array}{r} 4 \quad 6 \\ \swarrow 6 \times 8^0 = 6 \\ \searrow 4 \times 8^1 = 32 \end{array} (38)_{10}$$

c)  $\underline{\underline{00100110}}_2 = (26)_{16}$

$$\begin{array}{r} 1-0=1 \\ 1-1=0 \end{array}$$

4) Hexa ( $2F$ )<sub>16</sub>.

a) Binary  $\Rightarrow 00101111 \Rightarrow (101111)_2$

b) Decimal  $\Rightarrow 2^f$

$$\begin{array}{l} \hookrightarrow f \times 16^0 = 15 \\ \hookrightarrow 2 \times 16^1 = 32 \end{array} \Rightarrow (47)_{10}$$

c) Octal  $0010\underset{5}{\cancel{1}}\underset{7}{\cancel{1}} \Rightarrow (57)_8.$

e.g.:  $(1B)_{16}$

a)  $\Rightarrow 00011011 \Rightarrow (11011)_2$

b)  $\Rightarrow 18$   
 $\begin{array}{l} \hookrightarrow B \times 16^0 = 11 \\ \hookrightarrow 1 \times 16^1 = 16 \end{array} = (27)_{10}$

c) Octal  $\Rightarrow \underset{3}{9}\underset{3}{1}\underset{3}{1} = (33)_8.$

## Addition

Binary	Decimal	Octal	Hexa
$\begin{array}{r} 1101 \\ + 1011 \\ \hline (11000)_2 \end{array}$	$\begin{array}{r} 23 \\ + 13 \\ \hline (36)_{10} \end{array}$	$\begin{array}{r} 47 \\ + 25 \\ \hline \begin{array}{r} 6 \boxed{12} \\ (74)_8 \\ 8 \sqrt{12} (1-8) \\ \hline 4 \rightarrow R \end{array} \end{array}$	$\begin{array}{r} 2F \\ + 2F \\ \hline 4 \boxed{30} \\ 5.14 \\ (5E)_{16} \\ 16 \sqrt{30} (1-16) \\ \hline 16 \\ \boxed{14} \end{array}$

## Subtraction

$\begin{array}{r} 1010 \\ - 0001 \\ \hline (1011)_2 \end{array}$	$\begin{array}{r} 43 \\ - 24 \\ \hline (19)_{10} \end{array}$	$\begin{array}{r} 43 (8+3) \\ - 24 \\ \hline (17)_8 \end{array}$	$\begin{array}{r} 2E (16+14) \\ - 1F (15) \\ \hline (\text{O } F)_{16} \end{array}$
--	---	--	---

### COMPLEMENTS :-

e.g.:-  $(1011)_2$

$$\underline{1's} \Rightarrow \underline{(00100)} + 1$$

$$(0 \rightarrow 1, 1 \rightarrow 0)$$

$$\underline{2's} \Rightarrow \underline{\underline{00101}}$$

$$\underline{9's} \Rightarrow 99 - 71 \Rightarrow 28$$

$$\underline{10's} \Rightarrow 28 + 1 = 29$$

17/08/15.

### KARNAUGH MAP (K-MAP)

K-Map is a systematic method of simplifying the boolean expression. K-map is a chart or a graph composed of arrangement of adjacent cells in which each cell representing a particular combination of variables either in sum or product form. for a  $n$ -variable fn there are  $2^n$  possible combinations where  $n \rightarrow$  no. of variables for two variable fn there are  $2^2 = 4$  cells.  
 Ily 3 variable =  $2^3 = 8$  cells.

Boolean expression can be expressed in a standard/ canonical/expanding sum of product (SOP) form or product of sum (POS) form

#### standard SOP

It is one in which a no. of product terms, each one of which contains all the variables of f<sup>b</sup> either in Complemented or non-Complemented form are summed together.

#### standard POS

A standard POS form is one which a no. of sum term each one of which contains all the variables of a f<sup>b</sup> either in complemented or non complemented form are multiplied together.

→ Every term in SOP form is known as min term.

→ Each term in POS form is known as max term

→ In this

Non-comp variable = 1

comp-variable = 0

Non-comp variable = 0

comp variable = 1

$$\text{eg: } A\bar{B}' + B\bar{C} + C\bar{A}$$

$$10 + 10 + 10$$

$$\sum m_2$$

$$\rightarrow \sum m_0 + m_2 + m_3$$

→ Decimal equivalent is SOP form is represented by lower case 'm' like  $m_0, m_1, m_2, \dots$

$$\text{eg: } (A+\bar{B}) \cdot (B+C) \cdot C\bar{C} + A$$

→ The decimal equivalent in POS form is represented by upper case 'M' i.e.  $M_0, M_1, M_2, \dots$

### PROCEDURE TO EXPAND THE (FUNCTION) EXPRESSION IN SOP FORM TO STANDARD SOP FORM:-

Step ① Write down all the terms given in expression

② If one or more variable are missing in any term, then expand that term by multiplying it with the addition of each one of the missing variable and its complement

③ Drop out the redundant terms.

Q) Expand  $\bar{A} + \bar{B}$  to min term and maxterm

$$\text{Soln} \Rightarrow \bar{A} + \bar{B}$$

$$= \bar{A} \cdot (B + \bar{B}) + \bar{B} \cdot (A + \bar{A})$$

$$= \bar{A}\bar{B} + \bar{A}\bar{B} + A\bar{B} + \bar{A}B$$

$$= \bar{A}\bar{B} + A\bar{B} + \bar{A}B$$

$$01 \quad 00 \quad 10$$

$$(m_1 + m_0 + m_2)$$

$$\text{interm } \sum m f(1,0,2) \Rightarrow \sum m(0,1,2)$$

Max term  $\Sigma m(0,1,2,3)$ .

Procedure to expand the expression in POS to standard POS

① Write down all the terms.

② If one or more variable are missing in any sum term then expand that term by adding the product of each of the missing term and its complements.

③ Drop out the redundant term.

Q) Expand  $A(\bar{B}+A)B$  to max term & min term.

$$\text{Ans} \Rightarrow A(A+\bar{B}) * B.$$

$$= (A+B, \bar{B})(A+\bar{B})(B+A\bar{A})$$

$$= (A+B)(A+\bar{B})(A+\bar{B})(A+B)(\bar{A}+B)$$

$$= (A+B)(A+\bar{B})(\bar{A}+B).$$


M<sub>0</sub> M<sub>1</sub> M<sub>2</sub>

Max  $\Rightarrow \Pi M(0,1,2)$

Min  $\Rightarrow \sum m_3$ .

K-MAP  $\Rightarrow$  2-variable

Q) Reduce the expression  $\sum m(0,1,3)$  using mapping



$$0,1 \rightarrow \bar{A}\bar{B} + \bar{A}B$$

$$1,3 \rightarrow \bar{A}B + AB$$

$$\sum m(0,1,3) = \bar{A} + B$$

$$\Phi \Rightarrow \Sigma m(0, 2, 3)$$

A	B	$\bar{B}$	B
$\bar{A}$		1	0
	$\bar{B}$	1	1
B		2	3

$$\Sigma m(0, 2, 3) = A + \bar{B}$$

$$\Pi M(1) = AB$$

1st Ques

2) Three variable mapping  $2^3 = 8$  cells.

A	BC	00	01	11	10
D		0	1	3	2
I		4	5	7	6

Q) Reduce the expression  $\Sigma m(0, 2, 3, 4, 5, 6)$  using mapping and implement the result in AOI logic


A	BC	$\bar{B}\bar{C}$	BC	BC	$\bar{B}\bar{C}$
	00	0	1	3	2
$\bar{A} \cdot 0$		1	0	1	2
$A \cdot 1$		4	5	7	6

quad (0, 4, 2, 6) reduced to  $\bar{C}$

pair (4, 5) " ".  $A\bar{B}$

pair (3, 2) " ".  $\bar{A}B$ .

$$\Sigma m(0, 2, 3, 4, 5, 6) = \bar{C} + A\bar{B} + \bar{A}B.$$



3) 4-variable mapping  $\Rightarrow 2^4 = 16$  cells.

	AB	CD	00	01	11	10
00	0		1	3	2	
01	4		5	7	6	
11		12	12	13	14	
10	8		9	11	10	

Q) Reduce  $\Sigma m(2, 3, 6, 7, 8, 10, 11, 13, 14)$

	AB	CD	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$		0	1	3	1	2	
$\bar{A}B$		4	5	7	1	6	
$A\bar{B}$		12	1	13	15	1	14
$AB$	1	6	3	9	11	1	10

$$\bar{A}C + C\bar{D} + \bar{A}\bar{B}\bar{C} \quad \bar{B}C + A\bar{B}\bar{D} + A\bar{B}\bar{C}\bar{D}$$

### DONT CARE COMBINATIONS :-

The combination for which the values of expression are not specified are called don't care combinations and such expression stand incompletely specified. The output is don't care for these invalid combinations.

he don't care terms are denoted by  $(d, X, \phi)$

2) Reduce the expression  $\sum m(1, 5, 6, 12, 13, 14) + d(2, 4)$

$AB$	$CD$	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	0	1		3	$X_2$
$AB$	$X_1$	1	5		6
$AB$	1	8	13	15	14
$A\bar{B}$	B	9	11	10	

quad  $(4, 5, 13, 12)$  reduced to  $= B\bar{C}$

quad  $(4, 12, 6, 14)$  " " " =  $B\bar{D}$

pair  $(1, 5)$

$$\sum m(1, 5, 6, 12, 13, 14) = B\bar{C} + B\bar{D} + A\bar{C}\bar{D}$$

10815

Quine McClusky (Q-M) method :-

$$Y = \sum m(0, 1, 3, 7, 8, 9, 11, 15)$$

0000 0001 0011 0111 1000 1001 1011 1111

Group	Min term	Variables (ABCD)
0	0	0000 -
1	1	0001 -
2	8	1000 -
3	3	0011 -
	9	1001 -
4	7	0111 -
	11	1011 ✓
	15	1111 ✓

<u>Group</u>	<u>Minterm</u>	<u>Variable</u>
0	0, 1 0, B	000- -000
1	1, 3 1, 9 8, 9	00-1 -001
2	3, 7 3, 11 9, 11	100- 0-11 -011
3	7, 15 11, 15	10-1 -111 1-11

Prime Implicant table :-

<u>Group</u>	<u>Minterm</u>	<u>Variable</u>
0	0, 1, 8, 9 0, B, 1, 9	-00- : $\bar{B}C$ -00-
1	1, 3, 9, 11 1, 9, 3, 11	-0-1 : $\bar{B}D$ -0-1
2	3, 7, 11, 15	--11 : $CD$
3	3, 11, 7, 15	--11

$$Y = \bar{B}\bar{C} + \bar{B}D + CD$$

Essential PI table :-

<u>PI terms</u>	<u>Min-terms</u>	<u>Decimal no's</u> (0, 1, 3, 7, 8, 9, 11, 15)
$\bar{B}\bar{C}$	0, 1, 8, 9	(X) X   3   7   8   9   11   15
$\bar{B}D$	1, 3, 9, 11	X   X   (X)   X   X   X   (X)
$CD$	3, 7, 11, 15	X   (X)   X   X   X   X   (X)

$$Y = \bar{B}\bar{C} + CD$$

Q) Simplify the logic f^n using Q-M method

$$F(A,B,C,D) = \sum m(1,3,7,11,15) + d(0,2,5)$$

0001 0011 0111 1011 1111      0000 0010 0101

<u>Group</u>	<u>Min-term</u>	<u>Variables ABCD</u>
0	0*	0000
1	1	0001
	2*	0010
2	3	0011
	5*	0101
3.	7	0111
	15	1011
4		1111

<u>Group</u>	<u>Min-term</u>	<u>Variables</u>
0*	0, 1	000-
	0, 2	00-0
1	1, 3	00-1
	1, 5*	0-01-
2	2*, 3	001-
	5, 7	0-11-
2	3, 7	0-11-
	3, 11	-011
3.	7, 15	-111
	11, 15	1-11

<u>Group</u>	<u>minterm</u>	<u>variable</u>
0	0, 2, 1, 3	00-- $\bar{A}\bar{B}$
1	1, 5*, 3, 7	0--1 $\bar{A}D$
2	3, 7, 11, 15	--11 $C\bar{D}$
3	3, 11, 7, 15	--11

Group

$\overline{AB}$

$\overline{AD}$

$\overline{CD}$

min-term

$0, 2, 1, 3$

$1, 5, 3, 7$

$3, 7, 11, 15$

Decimal

0, 1, 3, 7, 11, 15, 10, 2, 5

X X


X X

X X

(X) (X)

EPI term  $\Rightarrow$  CD

allogis COMBINATIONAL CIRCUITS :-



→ Adders (H+F)

→ Subtractor (H+F)

→ Multiplexers (MUX)


→ Demultiplexers (DMUX)

→ Encoders.

→ Decoders.

} combinational circuits.

① MULTIPLEXER (MUX) / Data Selectors :-



$2^m \rightarrow$  select lines ..

$n \rightarrow 1/P's$ .

A multiplexer or data selector is a logic ckt that accept several data I/P's and allow only one of that at a time to go through the O/P.

The path of the desired data S/P to the O/P is controlled by select lines. To select  $n$ -inputs we require  $m$  select lines such that  $2^m = n$

$$2^1 = 2 \xrightarrow{\text{Select lines}} \text{S/P's.}$$


$$2^2 = 4$$

$$2^3 = 8$$

$$2^4 = 16$$

- 1) 2:1 MUX      } Types of  
 2) 4:1 MUX  
 3) 8:1 MUX  
 4) 16:1 MUX.


### 1) 2:1 MUX :-




E	S	O/P (Y)
0	X	X
1	0	D <sub>0</sub>
1	1	D <sub>1</sub>

$$\text{expression: } Y = E\bar{D}_0 + E\bar{D}_1$$

$$Y = E(\bar{D}_0 + \bar{D}_1)$$




### 2) 4:1 :-




E	S <sub>0</sub>	S <sub>1</sub>	(4) O/P
0	X	X	X
1	0	0	D <sub>0</sub>
1	0	1	D <sub>1</sub>
1	1	0	D <sub>2</sub>
1	1	1	D <sub>3</sub>


Expression  $\Rightarrow E(\bar{S}_0\bar{S}_1D_0 + \bar{S}_0S_1D_1 + S_0\bar{S}_1D_2 + S_0S_1D_3)$ .



8:1 MUX :-



E	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	Y
0	X	X	X	X
1	0	0	0	D <sub>0</sub>
1	0	0	1	D <sub>1</sub>
1	0	1	0	D <sub>2</sub>
1	0	1	1	D <sub>3</sub>
1	1	0	0	D <sub>4</sub>
1	1	0	1	D <sub>5</sub>
1	1	1	0	D <sub>6</sub>
1	1	1	1	D <sub>7</sub>



$$Y = (\bar{S}_0\bar{S}_1\bar{S}_2D_0 + \bar{S}_0\bar{S}_1S_2D_1 + \bar{S}_0S_1\bar{S}_2D_2 + \bar{S}_0S_1S_2D_3 + S_0\bar{S}_1\bar{S}_2D_4 + S_0\bar{S}_1S_2D_5 + S_0S_1\bar{S}_2D_6 + S_0S_1S_2D_7) E$$


## Designing of multiplexers (MUX)

- a) By multiplexer tree
- b) By combinational ckts
- c) By Design tables.

zulqarnain

### (a) MUX TREE:-

Q Obtain a 8:1 MUX using 2 (4:1) mux.




Select lines.			O/P. /Y			
S <sub>2</sub> /E	S <sub>1</sub>	S <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	0				
0	0	1				
0	1	0				
0	1	1				
1	0	0	D <sub>4</sub>			
1	0	1	D <sub>5</sub>			
1	1	0	D <sub>6</sub>			
1	1	1	D <sub>7</sub>			

MUX 1  
enabled.

Mux-2  
enabled.

Q) Obtain a 16:1 mux using 2 (8:1) mux.



Select Lines				O/P (4)
S <sub>3</sub> /E	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	
0	0	0	0	D <sub>0</sub>
0	0	0	1	D <sub>1</sub>
0	0	1	0	D <sub>2</sub>
0	0	1	1	D <sub>3</sub>
0	1	0	0	D <sub>4</sub>
0	1	0	1	D <sub>5</sub>
0	1	1	0	D <sub>6</sub>
0	1	1	1	D <sub>7</sub>
1	0	0	0	D <sub>8</sub>
1	0	0	1	D <sub>9</sub>
1	0	1	0	D <sub>10</sub>
1	0	1	1	D <sub>11</sub>
1	1	0	0	D <sub>12</sub>
1	1	0	1	D <sub>13</sub>
1	1	1	0	D <sub>14</sub>
1	1	1	1	D <sub>15</sub>


MUX-1 enabled

MUX-2 enabled

2) USING COMBINATIONAL CIRCUIT:-

Q) Implement the following expression using a suitable mux.


$$F(A, B, C) = \sum m(0, 2, 4, 6)$$



Q) Implement the following expression using a suitable MUX

$$F = A \oplus B \oplus C$$


$$f = A \oplus B \oplus C$$




Q) Implement half adder using Mux.

$$\begin{array}{|c|c|c|c|} \hline A & B & S & C \\ \hline \end{array}$$


0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1





Q3 Implement full subtractor using suitable MUX

A	B	C	D	B	Y
0	0	0	0	1	1
0	0	1	1	1	2
0	1	0	1	1	3
0	1	1	0	0	4
1	0	0	1	0	5
1	0	1	0	0	6
1	1	0	1	1	7




### 3) USING DESIGN TABLE :-

Q3 Implement the following fn using 8:1 MUX.

$$F(A, B, C, D) = \sum_m (2, 4, 5, 7, 10, 14)$$

A	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	1	2	3	4	5	6	7
1	8	9	10	11	12	13	14	15


logic 0   logic 0   logic 1   logic 0   A   A   A   A



Q) Implement the following function using 16:1 mux.

$$f(A, B, C, D, E) = \sum m(2, 4, 5, 7, 10, 14, 15, 16, 17, 25, 26, 30, 31)$$

	\$D_0\$	\$D_1\$	\$D_2\$	\$D_3\$	\$D_4\$	\$D_5\$	\$D_6\$	\$D_7\$	\$D_8\$	\$D_9\$	\$D_{10}\$	\$D_{11}\$	\$D_{12}\$	\$D_{13}\$	\$D_{14}\$	\$D_{15}\$
A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
\$\bar{A}\$	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
\$\bar{A} \bar{A} A	0	0	1	0	1	0	0	1	0	1	0	0	0	1	1	1




Advantages of MUX:-

- 1) Simplification of logic expression is not required.
- 2) It minimizes the IC package count.
- 3) Logic design is simplified.

astobis

## DEMULTIPLEXERS :-




$2^m \rightarrow$  select lines. =  $m$  O/P's

It has 1 I/P,  $n$ -outputs &  $m$  select lines. A DMUX performs the reverse operation of a MUX i.e. it receives 1 I/P and distributes that I/P over several O/P lines at a time only 1 O/P line is selected by the select lines and the I/P is transmitted to the select O/P line.


- a) 1:2 DMUX
- b) 1:4 DMUX
- c) 1:8 DMUX
- d) 1:16 DMUX
- e) 1:32 DMUX.

### a) 1:2 DMUX :-




		O/P.	
E	S	$Y_0$	$Y_1$
0	X	X	X
1	0	Din	0
1	1	0	Din

$$\text{Expression} \Rightarrow E\bar{S}Din + ESDin.$$




### b) 1:4 DMUX :-




E	S <sub>0</sub>	S <sub>1</sub>	I/P	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	0	0	X	X	X	X	X
1	0	0	Din	0	0	0	0
1	0	1	Din	0	0	0	0
2	1	0	Din	0	0	0	0
1	1	1	Din	0	0	0	0

Expression  $E[\bar{S}_0 \bar{S}_1 \text{Din} + \bar{S}_0 S_1 \text{Din} + S_0 \bar{S}_1 \text{Din} + S_0 S_1 \text{Din}]$




### 1:8 DMUX




Expression:  $E \text{Din} (\bar{S}_0 \bar{S}_1 \bar{S}_2 + \bar{S}_0 \bar{S}_1 S_2 + \bar{S}_0 S_1 \bar{S}_2 + \bar{S}_0 S_1 S_2 + S_0 \bar{S}_1 \bar{S}_2 + S_0 \bar{S}_1 S_2 + S_0 S_1 \bar{S}_2 + S_0 S_1 S_2)$

E	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	0	0	0	X	X	X	X
1	0	0	0	Din	0	0	0
1	0	0	1	Din	0	0	0
0	1	0	0	Din	0	0	0
0	1	0	1	Din	0	0	0
0	1	1	0	Din	0	0	0
1	1	1	0	Din	0	0	0




### Designing of DMUX

a) DMUX TREES  
Obtain a 1:4 DMUX using 2 (1:2) DMUX.



b) Obtain a 1:8 DMUX using 1:4 DMUX.




## b) Using combination circuits

Q) Design full adder using DMUX.

$$S = \sum m(1, 2, 4, 7)$$


$$C = \sum m(3, 5, 6, 7)$$



Q) Half subtractor


$$D = \sum m(1, 2)$$

$$B = \sum m(1)$$




Ans 15

ENCODER'S (n:m)



Ans.

Priority encoder :-




I/P				O/P.		
D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	?
1	X	X	X	1	1	
0	1	X	X	0	0	
0	0	1	X	0	1	
0	0	0	1	0	0	

### DECODERS :-

It converts the n-bit binary information into a maximum of  $2^n$  output lines.

#### 1) 2 to 4 line decoder.




I/P		O/P.			
A	B	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$Y_0 = \bar{A}\bar{B}$$


$$Y_1 = \bar{A}B$$

$$Y_2 = A\bar{B}$$


$$Y_3 = AB$$



2) 3 to 8 line decoder



A	B	C	$Y_0$	$Y_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	$Y_7$
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



3) 4 line to 10 line / BCD to decimal decoder

$B_3\ B_2\ B_1\ B_0$	$D_0\ D_1\ D_2\ D_3\ D_4\ D_5\ D_6\ D_7\ D_8\ D_9$
0 0 0 0	1 0 0 0 0 0 0 0 0 0
0 0 0 1	0 1 0 0 0 0 0 0 0 0
0 0 1 0	0 0 1 0 0 0 0 0 0 0
0 0 1 1	0 0 0 1 0 0 0 0 0 0
0 1 0 0	0 0 0 0 1 0 0 0 0 0
0 1 0 1	0 0 0 0 0 1 0 0 0 0
0 1 1 0	0 0 0 0 0 0 1 0 0 0
0 1 1 1	0 0 0 0 0 0 0 1 0 0
1 0 0 0	0 0 0 0 0 0 0 0 1 0
1 0 0 1	0 0 0 0 0 0 0 0 0 1


$$D_0 = \bar{B}_0 \bar{B}_1 \bar{B}_2 \bar{B}_3$$

$$Q \Rightarrow f_1(A, B, C) = \Sigma m(0, 4, 7) + d(2, 3)$$

$$f_2(A, B, C) = \Sigma m(1, 5, 6)$$


$$f_3(A, B, C) = \Sigma m(0, 2, 4, 6)$$

Implement the above fn. using suitable decoders.



BCD to 7 Segment display :-

$$\begin{matrix} \text{BCD} & - 0000 & - 1001 \\ & 0 & = 9. \end{matrix}$$




B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	a	b	e	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1							
0	1	0	0							
0	1	0	1							
0	1	1	0							
1	1	0	0							
1	1	0	1							

for 'a'

$B_3$	$B_2$	$B_1$	$B_0$	00	01	11	10
00	00	00	00	1			
01	00	00	01				
11	00	00	11				
10	00	00	10				
00	01	01	00				
01	01	01	01				
11	01	01	11				
10	01	01	10				

Block diagram



alloasis

COMPARATOR :- (combinational circuit)



1-bit  
magnitude  
comp


2-bit  
magnitude  
comp.

(A > B, A = B, A < B)

a) 1-bit magnitude comparator :-


A	B	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0





b) 2-bit comparator :-

B <sub>1</sub>	B <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>	A > B	A = B	A < B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1*	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0



### ALU : (Arithmetic logic unit)

It is an integrated circuit within a CPU that performs arithmetic and logic operation. Arithmetic instruction include addition, subtraction and shifting operation while logic instruction include boolean instructions comparison such as AND, OR, XOR & NOT operation. ALU's are designed to perform integer calculations. They do not perform division operations or non-int calculations.


### PLD: (programmable logic devices)

PLD are used to design large scale digital circuits. always perform their operation in matrix form. The gates used to define design these matrix are the basic ie AND, OR, NOT gate. A PLD generally consist of programmable array of logic gates. PLD's are classified in two categories.

- 1) PEPAL  $\Rightarrow$  programmable array logic
- 2) PLA  $\Rightarrow$  Programmable logic array


buffer - control the loading

① PLA: programmable logic array :-



PLA

5 → Inputs



PAL

represents a connection

OR matrix  
with 4 fixed  
OR gate

logic

Difference between PROM | PLA | PAL

PROM

PLA

PAL

It is cheap & easy to use

It is expensive than

PAL and PROM and

complicated to use.

Moderately expensive

and moderately complicated too,

### PROM

④ There are fixed 'AND' array's and programmable OR arrays.

③ SOP fn in the standard form can only be implemented in PROM.

④ It is possible to decode any min-term in PROM.

### PLA

'AND' and 'OR' both array's are programmable.

Any SOP fn can be implemented.

We can get any desired min-term by programming the AND & OR matrix.

### PAL


Only the AND array is programmable while the OR array is fixed.

Any SOP fn can be implemented.

We can get any desired min term by programming the AND matrix only.

Imp

## SEQUENTIAL CIRCUITS :-



### Types of sequential circuits :-

- ① Flip Flops (FFs)
- ② Registers.
- ③ Counters.

### ① FLIP FLOP'S :-

It can store only one bit of binary information.