P.T.O.

ICT-205 P1/2

UNIT-III (a) What you understand by instruction set completeness? (b) A basic computer has the following registers Program Counter (PC), Instruction Register (IR), Accumulator(AC), Data Register (DR), Address Register (AR), Temporary Counter (DR), Insurance (DR), Address Register (AR), Temporary Counter (DR), Insurance (DR), Address (DR), Temporary Counter (DR), Insurance (DR), Ins Register (AR), Temporary Register (TR), Input Register (INP), Output Register (OUTP). The size of memory unit is 40% x 16. The basic computer supports both direct and indirect addressing modes. The control unit is a hardwired control unit. Draw the instruction format of this basic computer. What should be the size of the Common Bus? (ii) Draw the block diagram showing all significant components of the control unit. (iii) Write micro-operations for Fetch and decode phases of instruction cycle. (c) A computer has a memory unit with a capacity of 16,384 words, 40bits per word. The instruction code format consists of six bits for the operation part and 14-bits fot the address part. There is no indirect mode bit. Two instructions are packed in one memory word and a 40bit instruction register is available in the control unit. Formulate a procedure for fetching and executing instructions. (Main steps only). (3) OR Define Microinstruction, microprogram, control memory, control address register and instruction mapping with respect to a microprogrammed control unit. (5) (b) Draw block diagram of a Micro-program sequencer. (5) Discuss major characteristics of Reduced Instruction Set Computers (5) (RISC).

## UNIT-IV

Show step by step multiplication process using Booth multiplication algorithm when (+15) is multiplied with (-13). Assume 5-bit egisters that hold signed numbers in 2's complement format. What do you understand by Direct Memory Access (DMA)? suitable block diagrams explain working of a DMA controller. OR (a) Define the following terms-Virtual address, logical address, physical address, page table, page fault. (b) With suitable block diagrams explain the working of an associative memory.

(c) A digital computer has a memory unit of 64K X 16 and cache memory of 1K words. The cache uses a direct mapping with a block size of four words. How many bits are there in tag, index, block and word field of the address format? How many blocks can the cache accommodate? (5)

ICT-205 Pa/a