***Computer Architecture Course***

**LAB 3 (Part A)**

**Instruction Fetch and Decode**

**(with a single-cycle Arm Education Core)**

**Issue 1.0**

**Contents**

[**1**](#_heading=h.1fob9te) **Introduction 1**

[1.1](#_heading=h.3znysh7) Lab overview 1

[**2**](#_heading=h.2et92p0) **Requirements 2**

[**3**](#_heading=h.tyjcwt) **Single-cycle core overview 3**

[3.1](#_heading=h.3dy6vkm) Processing stages of single-cycle Arm Education Core 3

[3.2](#_heading=h.1t3h5sf) Types of instructions supported 3

[3.3](#_heading=h.4d34og8) Single-cycle Arm Education Core datapath 4

[**4**](#_heading=h.17dp8vu) **Task: Simulating Lab 3 instructions 5**

[**5**](#_heading=h.3rdcrjn) **Arm Education Core top-level module 6**

[5.1](#_heading=h.26in1rg) Exercise: Familiarizing with Educore.v 6

[**6**](#_heading=h.lnxbz9) **Instruction Fetch stage 8**

[6.1](#_heading=h.1ksv4uv) Exercise: Program Counter Logic 9

[**7**](#_heading=h.44sinio) **Instruction Decode stage 11**

[7.1](#_heading=h.z337ya) Exercise: Instruction Decoder module 12

[7.2](#_heading=h.3j2qqm3) Exercise: Register File module 13

[7.3](#_heading=h.1y810tw) Exercise: Decoded Instruction Logic 15

[**8**](#_heading=h.2xcytpi) **Summary 16**

[**9**](#_heading=h.1ci93xb) **Appendix 17**

[9.1](#_heading=h.3whwml4) Instruction Decoder I/Os 17

[9.2](#_heading=h.2bn6wsx) Register File I/Os 20

# Introduction

|  |
| --- |
| Lab overview At the end of this lab, you will be able to:   * Identify the top-level I/O signals and modules in the Arm Education Core. * Outline the Arm Education Core datapath for the Instruction Fetch and Instruction Decode stages. * Identify the key components, control signals, and logic in the Instruction Fetch and Instruction Decode stages of Arm Education Core. * Demonstrate the behavior of the Program Counter including during a branch instruction using simulation. * Outline the purpose of the Instruction Decoder module including how some of its outputs are used as control signals or passed to other key components in the Arm Education Core. * Outline and demonstrate how register values are read from and written to the Register File module using simulation.   **Note: This lab aims to give learners sufficient familiarization with Arm Education Core’s microarchitecture so that learners have adequate knowledge to be able to implement RTL changes in the future labs. This lab will not focus on the detailed RTL design aspect of each module instantiated in Arm Education Core. For learning purposes, most instantiated modules are treated as black-boxes, and it suffices to know what these modules do at a high-level.** |

# Requirements

Before attempting this lab, ensure that you have already completed the installation instructions in the *Getting Started Guide* provided with this course.

The prerequisites for this lab are:

* Familiarity with Arm assembly
* Verilog
* Introduction to Arm Education Core documentation

This lab requires lab\_files.zip provided with Lab 3. (The Arm Education Core provided in lab\_files.zip is similar to the one used in Lab 1 and Lab 2).

# Single-cycle core overview

The Arm Education Core provided with this lab is a single-cycle processor. It is *one* processor implementation of a subset of Armv8-A instructions. It was developed solely for demonstration and education purposes, with limited functionality.

**A single-cycle processor is a processor that processes its instruction in a single clock cycle.**

## Processing stages of single-cycle Arm Education Core

The single-cycle Arm Education Core implements 5 stages of processing **in a single clock cycle**, which are:

* **IF—**Instruction is fetched.
* **ID**—Instruction is decoded.
* **EXE**—Instruction is executed, and the result is calculated.
* **MEM**—Memory is accessed for Data Transfer-type instructions (Load/Store)
* **WB**—Results obtained are Written Back into the General-Purpose Registers in the Register File module.

## Types of instructions supported


Arm Education Core supports a subset of Armv8-A Instructions that have the following type:

* Data processing instructions (immediate or register). Some instructions are capable of PC-relative addressing, or shift/extend register.
* Load/stores, including literal, unscaled, post-index, and pre-index types.
* Branches including conditional branch, unconditional branch.
* System register move instructions like MRS and MSR.
* NOP and YIELD.

For more information on supported instructions, see the Introduction to Arm Education Core documentation.

## Single-cycle Arm Education Core datapath

The following diagram shows a simplified overview of the single-cycle Arm Education Core datapath. In this lab, we will go through each stage and investigate the characteristics and operations of key modules and logic. Note that not all the control signals and relevant combination logic are shown in this diagram, and this will be more apparent as we take a closer look at each processing stage.



*Figure 1: Simplified datapath of single-cycle Arm Education Core*

# Task: Simulating Lab 3 instructions

The exercises in Lab 3A and Lab 3B require the simulation of specific assembly instructions. Follow these steps:

1. In your working directory, create a folder called Lab\_3 (C:\Workspace\Lab\_3).
2. In Lab\_3 folder, unzip the folder lab\_files.zip. This folder contains test\_Lab3.S and Educore-SingleCycle folder.
3. Simulate test\_Lab3.S on Arm Education Core by running the following commands in your Windows terminal:

cd Lab\_3/lab\_files

aarch64-none-elf-gcc -nostdlib -nodefaultlibs -lgcc -gdwarf-4 -Wa,-march=armv8-a -Wl,-Ttext=0x0 -Wl,-N -o test\_Lab3.elf test\_Lab3.S


aarch64-none-elf-objcopy -O verilog test\_Lab3.elf test\_Lab3.mem

cd Educore-SingleCycle

iverilog -Wall -Wno-timescale -Wno-implicit-dimensions -I head/ -t vvp -y src/ -s test\_Educore src/\* tests/\* -o test\_Educore.vvp

vvp test\_Educore.vvp -lx2 +TEST\_CASE=../test\_Lab3.mem


You should receive the following message in your terminal:



1. Run GTKWave to view the waveforms simulated with the provided filter file:

gtkwave dump.lx2 debug.gtkw

1. Compare the instructions in test\_Lab3.S and ensure that your simulated waveforms values are as expected, as shown in:



# Arm Education Core top-level module

Educore.v is the top-level file of Arm Education Core. The following modules are instantiated in Educore.v:

* Instruction Decoder
* Register File
* Barrel Shifter
* Immediate Decoder
* Arithmetic Logic Unit
* All other logic around the modules as shown in Figure 1.

## Exercise: Familiarizing with Educore.v

Open the Educore-SingleCycle/src/Educore.v file and familiarize with it (if needed, you may use the simulated waveforms in [Task: Simulating Lab 3 instructions](#_heading=h.17dp8vu) to help you understand better). Then, answer the following questions:

1. The following table shows the I/O signal description of the top-level module Educore. Complete the following table.

|  |  |  |  |
| --- | --- | --- | --- |
| **Signal type** | **Signal width (bit)** | **Description** | **I/O Name** |
| Input | 1 | Global core clock |  |
| Input | 1 | Clock enable |  |
| Input | 1 | Active-LOW reset |  |
| Input | 32 | Value read from Instruction Memory (the instruction itself) |  |
| Input | 64 | Value read from Data Memory |  |
| Output | 4 | Error indicator to the testbench. We use this to control when to stop simulation or display on command-line if there is an error. | error\_indicator |
| Output | 2 | Data memory read/write size. This depends on the instruction type—e.g., 8 bits, 16 bits, 32 or 64 bits. | data\_memory\_s |
| Output | 1 | Control signal for reading Data Memory | data\_memory\_read |
| Output | 1 | Control signal for writing Data Memory | data\_memory\_write |
| Output | 64 | Instruction memory address |  |
| Output | 1 | Instruction memory read enable |  |
| Output | 64 | Data memory address |  |
| Output | 64 | Data memory write value |  |

1. The Instruction Memory and Data Memory are not in the Educore module itself. State where these memories are located when running simulation in [Task: Simulating Lab 3 instructions](#_heading=h.17dp8vu).
2. The following table lists the modules that are instantiated in Educore.v. State whether the modules receive a clock input.

|  |  |
| --- | --- |
| **Module** | **Clock input? Yes/No** |
| InstructionDecoder |  |
| RegisterFile |  |
| BarrelShifter |  |
| ImmediateDecoder |  |
| ArithmeticLogicUnit |  |

1. The npe\_stop active-LOW signal is a master enable internal signal for the Educore module. This signal stops/halts Educore when it is set to 0. In Educore.v, what causes npe\_stop to be assigned to 0?

# Instruction Fetch stage

A key component in fetching instruction is the Program Counter (PC), which is a register that holds the address of the instruction that is to be fetched from Instruction Memory. This happens in the Instruction Fetch (IF) stage.

The *Program Counter Logic* handles what the values in the Program Counter should be, depending on the program flow of sequential or branching execution. The Instruction Decode stage, following the Instruction Fetch, provides key signals to the Program Counter Logic to determine the next proper value. There are some instructions where the PC will depend on the computed values from the Execution stage (EXE), such as the B.NE (Branch Not Equal) instruction. We will take a closer look at the ID and EXE signals later on in this lab.




*Figure 2: Instruction fetch*

The **Program Counter Logic** is in Educore.v in the code section that starts with the following header:

// -------------------------- Program Counter Logic -------------------------- //

The following diagram shows a simplified view of the Program Counter Logic (branch signals not shown to remove complexity).



*Figure 3: Simplified view of Program Counter Logic (branch signals not shown)*

exec\_n and exec\_m in Figure 3 are signals that are determined by decode signals from the ID stage. They correspond to the values of the operands in the instructions, which we will look at further in this lab. The Program Counter is updated by its current value incremented by 4, or by the summation of the PC (held in exec\_n in the diagram) and the immediate offset value of a branch instruction (held in exec\_m in the diagram). The Program Counter should also be updated by a register value (held in exec\_n in the diagram), as in branch register instructions like BR and BLR, although these instructions are beyond the scope of this lab. The signals in green (PC\_add\_op\_mux, next\_PCmux) in Figure 3 are control signals for the multiplexers. These control signals come from the Instruction Decode module.

## Exercise: Program Counter Logic

Based on the Program Counter Logic Verilog code, answer the following questions:

1. Signal PC\_add\_op\_mux comes from the Instruction Decode stage. If PC\_add\_op\_mux is 0 (`PC\_OP\_NEXT defined in Educore-SingleCycle/head/Educore.vh), then

pc\_add = aligned\_pc + 4;

Why is the Program Counter incremented by the value 4?


1. What is the value of the Program Counter at reset?
2. What is the value of the Program Counter when npe\_stop = 0 and nreset\_sync=1 (no reset)?
3. What is the difference between the signal PC and the signal aligned\_pc?
4. Signal br\_condition\_mux comes from the Instruction Decoder stage. `BR\_COND\_UNCOND and `BR\_COND\_PSTATE values are defined in the Educore-SingleCycle/head/Educore.vh file.

br\_condition\_mux is:

* 1 (BR\_COND\_UNCOND) when the instruction is an unconditional branch
* 0 (BR\_COND\_PSTAGE) when it is a branch instruction that depends on the PSTATE (N,C,Z,V flags) in the EXE stage.

Give 2 examples of branch instructions that will cause br\_taken = 1.

1. Based on the simulated waveforms obtained in [Task: Simulating Lab 3 instructions](#_heading=h.17dp8vu), answer the following questions based on the **timestamp** indicated in the following diagram.




* 1. Complete the table below by filling in the respective values when the B \_TEST instruction in test\_Lab3.S is executed?

|  |  |
| --- | --- |
| Entry address of label \_TEST | 0x14 |
| br\_taken |  |
| exec\_n |  |
| exec\_m |  |
| pc\_add |  |

* 1. The aligned\_PC value at this time is 0x4. When does it get updated to 0x14?

# Instruction Decode stage

The following diagram shows a simplified view of the Instruction Decode (ID) stage.



*Figure 4: Instruction Decode stage*

In the ID stage, the signal instruction from the Instruction Memory is passed to the Instruction Decoder module. The instruction is then decoded, and its output signals are passed to various parts of the Educore module, to various stages and logics. Arm Education Core’s Register File supports 3 read ports, which are the <N>, <M>, and <A> ports. This allows Arm Education Core to be able to read up to 3 registers simultaneously from the Register File, which is useful for instructions that have 3 register operands. For example:


|  |  |  |  |
| --- | --- | --- | --- |
| <instruction> | <destination register (Rd)>, | <N>, | <M> |
| ADD | X0, | X1, | X2 |
|  |  |  |  |
| <instruction> | <A>, | <N> |  |
| STUR | X0, | [X10] |  |
|  |  |  |  |
| <instruction> | <return register (Rt)>, | <N> |  |
| LDUR | X11, | [X10] |  |

How about instructions that do not have 3 operands or have an immediate value? The Instruction Decoder module outputs exec\_n\_mux and exec\_m\_mux signals that the Decoded Instruction logic uses to select whether exec\_m should be Xs or immediate value, for example.

Note that the load and store register offset-type instructions have an additional operand that is read at the <M> port. However, these instruction types are beyond the scope of this course lab.

## Exercise: Instruction Decoder module

Arm Education Core’s Instruction Decoder module has 1 input (instruction) and 38 outputs as shown in the following diagram.



*Figure 5: Input/output of Instruction Decoder module*

These 38 output signals are basically decoded fields from all the instructions that Arm Education Core supports. The full listing of the I/Os descriptions is in Instruction Decoder I/Os. Some of these signals are used as control or input signals to modules/combination logic in various processing stages including Execute (EXE), Memory Access (MEM), and WriteBack (WB), and even in the Program Counter Logic. We will look at this further in Lab 3B.

Answer the following questions:


1. Based on the simulation in Task: Simulating Lab 3 instructions, view the following signals from the Instruction Decoder module and fill in the values when the following instruction is being decoded (look for the values after they have been updated by the decoder for this instruction):

ADD X4, X1, X0

|  |  |  |
| --- | --- | --- |
| **Signal** | **Description** | **Value** |
| read\_reg\_an | Index of register to read from Port N. |  |
| read\_reg\_am | Index of register to read from Port M. |  |
| write\_reg\_a | Index of register to be written to. |  |
| exec\_n\_mux | Used in [Decoded Instruction Logic](#_heading=h.1y810tw) to select sources for N datapath to proceed to EXE. |  |
| exec\_m\_mux | Used in [Decoded Instruction Logic](#_heading=h.1y810tw) to select sources for M datapath to proceed to EXE. |  |
| immediate | Immediate value in instruction. |  |
| FnH | 1—64-bit instruction; 0—32-bit instruction. |  |
| br\_condition\_mux | Used in PC logic to specify branch. |  |
| nextPC\_mux | Used in PC logic to specify if the next PC value is sourced from a register (1) or an adder (0). |  |
| PC\_add\_op\_mux | Used in PC logic to specify sources for pc\_add. |  |

## Exercise: Register File module

The Register File module contains flip-flops with some control logic representing programmer-visible 64-bit registers X0-X31. The following diagram shows the I/Os of the Register File module.



*Figure 6: Register File module*

The full listing of the I/Os descriptions is in [Register File I/Os](#_heading=h.2bn6wsx). In Arm Education Core’s Register File, there are:

* Three read ports (N/M/A). These contain values of registers specified in read\_reg\_an, read\_reg\_am, or read\_reg\_aa.
* Two write ports. One for writing to a register once the result is ready at the end of the EXE stage and the other for loading data from memory into a register. Each write port has an enable signal (write\_en, wload\_en). write\_reg\_a is connected to rd\_addr, and wload\_reg\_a is connected to rt\_addr from the Instruction Decoder.
* read\_n\_sp indicates if register 31 read from N port is the stack pointer (some instructions support this, but this is not the focus of this course lab).

Answer the following questions:

1. Based on the Verilog code in RegisterFile.v, are the writes to registers (write reg or load) done synchronously to a clock, or asynchronously?

1. Are the reads for N, M, and A being done synchronously or asynchronously?
2. What processing stage drives the input signal wload\_reg\_v to the Register File?
3. Based on the simulation in Task: Simulating Lab 3 instructions, view the following signals from the Register File module and fill in the values when the following instruction is being decoded:


ADD X4, X1, X0

|  |  |  |
| --- | --- | --- |
| **Signal** | **Description** | **Value** |
| read\_reg\_an | Index of register to read from Port N. |  |
| read\_reg\_am | Index of register to read from Port M. |  |
| write\_reg\_a | Index of register to be written to. |  |
| write\_reg\_v | Result computed to at the end of EXE stage. |  |
| read\_reg\_vn | Value of register specified by index in read\_reg\_an |  |
| read\_reg\_vm | Value of register specified by index in read\_reg\_am |  |

## Exercise: Decoded Instruction Logic

The Decoded Instruction Logic contains a bunch of multiplexers that select which signals should be passed on to the Barrel Shifter module and other parts of Arm Education Core.

The diagram below gives an overview of what the Decoded Instruction Logic does.



*Figure 7: Schematic overview of Decoded Instruction logic*

**Note**:


* rn\_value and rm\_value are from the Register File’s outputs read\_reg\_vn and read\_reg\_vm, respectively.
* Signals **exec\_m** and **exec\_n** are routed to other parts of the Educore module as well, such as the Program Counter logic, the EXE stage, and the MEM stage.
* aligned\_pc is basically the Program Counter value. {aligned\_pc[63:12],12’h000} is the 52 MSB of the Program Counter.
* **exec\_n** = “PC” is used for branches (B, BL, B.COND), as well as load literal instructions that are beyond the scope of this course lab. **exec\_n** = “PC 52 MSB” is only used for the ADRP instruction. ADRP forms PC-relative address to 4KB page; this instruction is beyond the scope of this course lab.

Answer the following questions by referring to the Educore.v code:

1. What module drives the signals with pink arrows (rn\_value, rm\_value) in Figure 7?
2. What module drives the signals with purple arrows (exec\_m\_mux, exec\_n\_mux) in Figure 7?
3. Where do the signals with blue arrows (aligned\_pc, aligned\_pc[63:12]) come from in Figure 7?

# Summary

In this lab, we have looked at key components, modules, control signals, and combinational logic in the Instruction Fetch and Instruction Decode stages of Arm Education Core, as shown below:



*Figure 8: Overview of Instruction Fetch and Instruction Decode stages*

* The Program Counter Logic selects sources for the Program Counter.
* The Program Counter points to the instruction to be fetched.
* The instruction fetched is passed to the Instruction Decoder module, which outputs values and control signals that are passed to other key components of Arm Education Core, including the Program Counter Logic and Register File.
* The Register File has 3 asynchronous read ports (N, M, A) and 2 synchronous write ports (one for output of internal computation (i.e., output of ALU) and the other for memory-loaded values).
* exec\_a, exec\_m, and exec\_n correspond to values of operands in the instructions and are passed on to the EXE stage for further execution.
* The Decoded Instruction Logic selects the sources for exec\_m and exec\_n.

# Appendix

## Instruction Decoder I/Os

**Input signal**

|  |  |  |
| --- | --- | --- |
| **Signal** | **Size (bits)** | **Description** |
| instruction | 32 | Binary representation of the fetched instruction |

**Output signals**

|  |  |  |
| --- | --- | --- |
| **Signal** | **Size (bits)** | **Description** |
| read\_reg\_an | 5 | Index of register to read from port N |
| read\_reg\_am | 5 | Index of register to read from port M |
| read\_reg\_aa | 5 | Index of register to read from port A |
| read\_n\_sp | 1 | ACTIVE HI—Indicates that read\_reg\_an of N port 31 is the stack pointer, not the zero register |
| exec\_n\_mux | 2 | Selects from the following sources to the N datapath:   * Value of the PC for this instruction * Value of the PC most significant 52 bits (4KB PC page). This is used for the ADRP instruction. ADRP forms PC-relative address to 4KB page; this instruction is beyond the scope of this course lab. * Value of register read from N port |
| exec\_m\_mux | 1 | Selects from the following sources to the M datapath:   * The immediate value obtained from the instruction (shifted & sign extended appropriately) * Value of the register read from the M port |
| immediate | 64 | Value of the immediate obtained from the instruction after it has been subjected to shifting and/or sign extension if required. |
| shamt | 6 | Shift amount to be carried out by the barrel shifter |
| imm\_sz | 6 | Immediate decoder field size; i.e., number of contiguous set bits. |
| imm\_n | 1 | ACTIVE HI—Immediate decoder 64-bit field size indicator. |
| FnH | 1 | Operand/result size of execution modules output:   * 1 → 64-bit * 0 → 32-bit |
| barrel\_op | 2 | Specifies the operation of the barrel shifter from LSL/LSR/ASR/ROR. |
| barrel\_in\_mux | 1 | Specifies the source to lower 64-bit input to barrel shifter.   * N datapath * M datapath |
| barrel\_u\_in\_mux | 1 | Specifies the source to upper 64-bit input to barrel shifter.   * Same as lower * N datapath |
| bitext\_sign\_ext | 1 | Specifies the operation of bit extension logic to be:   * 0 → Zero extension * 1 → Sign extension |
| alu\_op\_a\_mux | 2 | Selects from the following sources to the operand A input to the ALU:   * Zero * Datapath N * Datapath A |
| alu\_op\_b\_mux | 1 | Selects from the following sources to the operand B input of the ALU:   * WMASK output of the immediate decoder * Bit extension logic output |
| wt\_mask | 1 | ACTIVE HI—applies bit clearing on ALU operand A source and bit masking on operand B source before ALU operation. |
| alu\_invert\_b | 1 | ACTIVE HI—inverts operand B before applying ALU operation. |
| alu\_cmd | 3 | Specifies ALU operation from logic operations (AND/ORR/EOR) and arithmetic operations (ADD\_0/ADD\_1/ADC). |
| out\_mux | 2 | Selects the output to be written to the register file or used as an address in memory.   * Value of the PC of this instruction + 4 * Output of the ALU * Conditional output (selects Datapath N if condition is true, otherwise selects output of ALU. See CSEL/CSINC/CSINV/CSNEG). * System register value (only one system register is implemented, namely the PSTATE). |
| condition | 4 | Specifies condition code to compare with PSTATE current state. |
| pstate\_en | 1 | ACTIVE HI—Enable writes to the PSTATE register |
| pstate\_mux | 2 | Selects the input to write into the PSTATE register.   * ALU output flags * Conditional (If condition is true, then select ALU output otherwise overwrite with immediate value. See CCMP/CCMN). * Datapath A value |
| br\_condition\_mux | 1 | Specifies whether this instruction (if branch) is conditional to PSTATE or unconditional. |
| nextPC\_mux | 1 | Specifies whether the next PC value is sourced from a register or the adder. |
| PC\_add\_op\_mux | 1 | Specifies the next PC from the adder as the current one plus 4 (next instruction) or the value of this instruction’s PC plus the branch offset conditional to PSTATE matching required state. |
| mem\_size | 2 | Specifies the size of memory load or store to be 8/16/32/64 bytes. |
| mem\_sign\_ext | 1 | ACTIVE HI—Specifies whether the memory-loaded value is subjected to a sign extension. |
| mem\_read | 1 | ACTIVE HI—This instruction reads from memory (load). |
| mem\_write | 1 | ACTIVE HI—This instruction writes to memory (store). |
| mem\_addr\_mux | 1 | Selects between operand N and the output of the ALU as the memory address for the read/write. |
| load\_FnH | 1 | Loaded value size:   * 1 → 64-bit * 0 → 32-bit |
| wload\_addr | 5 | Specifies register index to write with memory-loaded value. |
| write\_addr | 5 | Specifies register index to write with computation (see out\_mux) output. |
| wload\_en | 1 | ACTIVE HI—registers write enable memory load port. |
| write\_en | 1 | ACTIVE HI—registers write enable for computation (see out\_mux) output port. |
| decode\_err | 4 | Indicates any errors such as undefined instructions or indicates a halt by the YIELD instruction. |

## Register File I/Os

**Input Signals**

|  |  |  |
| --- | --- | --- |
| **Signal** | **Size (bits)** | **Description** |
| clk | 1 | The clock signal synchronizing the design. Reacts at posedge. |
| clk\_en | 1 | ACTIVE HI—Clock enable signal. |
| read\_n\_sp | 1 | ACTIVE HI—Indicates that register 31 read from N port is the stack pointer (SP) |
| read\_reg\_an | 5 | Index of register to be read at port N |
| read\_reg\_am | 5 | Index of register to be read at port M |
| read\_reg\_aa | 5 | Index of register to be read at port A |
| write\_en | 1 | ACTIVE HI—Stores the value presented at write\_reg\_v at register specified by write\_reg\_a. |
| write\_reg\_a | 5 | Index of register to be written with value write\_reg\_v |
| write\_reg\_v | 64 | Processor-computed value (as opposed to memory-loaded) |
| wload\_en | 1 | ACTIVE HI—Stores the value presented at wload\_reg\_v at register specified by wload\_reg\_a |
| wload\_reg\_a | 5 | Index of register to be written with value wload\_reg\_v |
| wload\_reg\_v | 64 | Memory-loaded value to be written to one of the registers |

**Output Signals**

|  |  |  |
| --- | --- | --- |
| **Signal** | **Size (bits)** | **Description** |
| read\_reg\_vn | 64 | Value of register specified by index in read\_reg\_an |
| read\_reg\_vm | 64 | Value of register specified by index in read\_reg\_am |
| read\_reg\_va | 64 | Value of register specified by index in read\_reg\_aa |