Time Limit: 120 minutes Roll No.: _____



"Once I learn how to use Google, isn't that all the education I really need?"

Google, nah, it is old. Now, it is the time for ChatGPT.

This exam contains 12 pages and 3 questions. Maximum points: 50

Tips:

All the questions are compulsory.

Be concise and cognizant and write your answers inside the boxes provided.

There will be a penalty for verbosity.

Do not spend too much or too little time on any particular question.

Use additional sheets for the rough work.

Make sure you have done all the calculations correctly. Later, we wont be able to entertain any "just two becomes three else all are correct, give me marks" kind of cribs.

"I promise I will write this exam honestly and ethically" Your Signature:

You must be kidding!!

- 1. (24 points) [50 minutes] True/False questions. Respond with T or F with few lines of justification. Response without a justification will lead to zero points and no cribs will be entertained.
 - (1.1) (2 points) Four multiply by four divided by four is four :)

CS230	Qui	z-II	Name:
	4		
(1.2)	4) (2 points) If a processor receives an in by PC, then after handling interrupts		
	False, it will go to PC+4		
(1.3)) (2 points) A 5-stage pipelined simula following code flow. main ()	tor simulating	g millions of instructions has the
	while(true) { fetch ();		
	decode (); execute (); memory ();		
	writeback (); cycle++; }		
	Yashwant claims that the simulator co		te a pipelined processor. Defend

whether Yashwant is right or wrong and why.

CS230	(Quiz-II	Name:
	False, the order should be oth	ner way around	:)
,	(2 points) A program has four in which are as follows in the progra I1: ADD R2,R7,R8 I2: SUB R4, R5, R6 I3: ADD R1, R2, R3		n occupy a branch delay slots,
	I4: STORE Memory [R4], [R1] BRANCH to Label if R1== 0 I1 can occupy the branch delay stoutput of the program will still be and R1 are the destination register a memory address that is pointed	e the same). Note rs. For I4, the con	that for I1, I2, and I3, R2, R4,
(1.5)	False, We cannot move I1 as (2 points) Branch predictor is pro	_	

(1.5) (2 points) Branch predictor is probed in the fetch stage of the instruction pipeline and a BTB hit indicates that a PC is a branch PC.

of two bits, so 16 bits

(1.8) (2 points) A hypothetical pipeline that uses predict-not-taken branch prediction has a 3-cycle branch misprediction penalty. On average, if 65% of all branches are taken on this design while running a hypothetical program, then the CPI will be 3.05.

False, Answer: 2.951+0.65*3 = 2.95

(1.9) (2 points) A 10-stage pipelined CPU sees 20% of instructions as branches. The CPU uses a 1-bit branch predictor with 50% accuracy. Assuming the target information is computed in the EX stage of the pipeline, The speedup that can be achieved with this 10-stage pipelined CPU compared to a single-cycle non-pipelined CPU is 9.22.

False, Answer: 10/(1+0.2*0.5*2) = 10/1.2 = 8.33, assuming 2 stage penalty, if they assume EX stage is Kth stage, then the penalty should be K-1 cycle and not 2 cycles. We will also give full marks if the answer says "not enough data".

```
\begin{array}{ll} (1.10) & (2 \text{ points}) \text{ int } i{=}0;\\ & \text{while}(1)\\ & \{\\ & \text{if}(i\%2)\\ & \text{cout} << \text{welcome to quiz-}2 << \text{endl};\\ & i{+}{+};\\ & \} \end{array}
```

Exaaaaaammmmmmm!!

2. (25 points) [50 minutes]

Name:

(2.1) (5 points) A hypothetical pipeline uses a 256-entry Gshare branch predictor with a 92% accuracy, and a 512-entry BTB with an 82% target prediction accuracy, and incurs a 10-cycle branch/BTB mispredict latency. Also, assume that there is not a single instance when BTB and branch predictor make wrong predictions. To spell it out precisely, either BTB or branch direction predictor performs mispredictions but not both for a given instruction. What is the CPI of this pipeline design? Please write CPI with exactly two decimal places only. For example, if your CPI is 2.5, do mention 2.50. Similarly, if your CPI is 3.9723, do mention 3.97. You are not supposed to assume anything about the number of stages, ISA, program, and of course, the rest of the world.

Answer: 3.60

1 + (0.08*10) + (0.18*10) = 3.60

This is with the assumption that all instructions are branch instructions. We are open for other answers with valid assumptions.

(2.2) (5 points) Consider the following instruction runs on a five stage pipelined processor:

add \$2, \$3, \$4

lw \$1, 4(\$2)

sub \$4, \$1, \$5

add \$6, \$1, \$5

and \$8, \$1, \$7

Find the # of cycles needed to execute these instructions a)without operand forwarding [2.5 points], b)with operand forwarding [2.5 points] Show it with pipeline usage diagrams.

Answer: 13 and 10

(2.3) (5 points) Suppose a system has 32-bit instructions and 32 general-purpose registers. Answer the following questions: (a) What is the number of bits required for the registers? [2 points] (b) Is it possible to have various operations consisting of 20 three-address instructions, 22 two address instructions and ten one-address instructions? [3 points]

CS230	Quiz-II	Name:	

- (a) 5, (b) Yes, plz check Problem set 3
- (2.4) (5 points) Consider a 5 stage pipeline with 2ns clock that supports Branch instructions. Processor stops fetching the following instructions after branch instruction is executed. Target address is available in the pipeline when branch instruction execution is completed. Program contains 30% branch instructions. Among them 40% are conditional in which 60% of instructions don't satisfy the condition. When the condition is false, the following instructions are overlapped. (a) What is the average instruction execution time? [3 points] (b) What is the speedup? [2 points]

Problem set 4, We will give marks for both 2-cycle and 4-cycle penalty assuming the ambiguity in the word "instruction-execution"

- (2.5) (5 points) Lisan and Atharva were designing a typical MIPS datapath implementation that have the following latencies (ps represents picoseconds): Instruction Fetch: 200ps Instruction Decode: 120ps Execute (ALU): 190ps Memory Access: 400 ps Register Write Back 100ps Lisan designed a pipelined implementation whereas Atharva opted for a non-pipelined version.
 - (a) What is the clock cycle time in a pipelined and non-pipelined implementation version of this MIPS processor? [2 points] Pipelined: cycle time determined by slowest stage: 400ps. Non-pipelined: cycle time determined by the sum of all stages: 1010ps.
 - (b) What is the total latency of the LOAD instruction in a pipelined and non-pipelined processor? [2 points] LW instruction uses all 5 stages. Pipelined processor takes 5 cycles at 400ps per cycle for a total latency of 2000ps. Non-pipelined processor takes 200+120+190+400+100 = 1010ps.
 - (c) Atharva suggested that Lisan should split one stage of the pipelined datapath into two new stages. Which stage would you split, and what is the new clock cycle time of the processor? [1 point]

CS230		Quiz-II	Name:
	Split the Memory Access stacycle time is 200ps	age into two stag	ges of 200ps. The new clock
3. (1 pc	pint) [5 minutes of philosoph	y]	
	(1 point) "A young Apollo, gold Magnificently unprepared For the	ne long littleness of	
	What does this four lines mean?)	

S230		Quiz-II	Name:
	Kuch bhi :)		
	CS230 ka quiz hai; aur yeh hum hai :) bas pawri ho rahi hai hai		ur yeh humara pawri (party) ho
	d 10 minutes on your answers so ve 2000 minutes of your TAs.	that there will be	zero cribs and you will be able
	efully no cribs		