



CS230: Digital Logic Design and Computer Architecture

Lecture 14: Mitigating Control Hazards

https://www.cse.iitb.ac.in/~biswa/courses/CS230/autumn23/main.html

What and Where? Control Hazard


What do we need to calculate next PC?

- For Jumps
 - Opcode, offset, and PC
- For Jump Register
 - Opcode and register value
- For Conditional Branches
 - Opcode, offset, PC, and register (for condition)
- For all others
 - Opcode and PC

In what stage do we know these?

- PC Fetch
- Opcode, offset Decode (or Fetch?)
- Register value Decode
- Branch condition ((rs)==0) Execute (or Decode?)

Speculate, PC=PC+4



I ₁	096	ADD
I ₂	100	J304
I 3	-104	ADD
I ₄	304	ADD

What happens on mis-speculation, i.e., when next instruction is not PC+4?

kill

How? Insert NOPs

Computer Architecture

Conditional branches

I ₁		ADD BEQZ r1 200	Branch condition is not known
I3 I4	104	ADD ADD	until the execute stage

Instructions between a branch instruction and the target are

in the wrong-path if the branch is not taken

Again (stalls/NOPs)

```
time
                             t0
                                                    t3
                                                           t4
                                                                 t5
                                                                          t6
                                                                                t7
(I<sub>1</sub>) 096: ADD
                             IF_1
                                     ID_1
                                            EX<sub>1</sub> MA<sub>1</sub> WB<sub>1</sub>
                                            ID<sub>2</sub> EX<sub>2</sub> MA<sub>2</sub> WB<sub>2</sub>
(I<sub>2</sub>) 100: BEQZ 200
                                     IF<sub>2</sub>
                                             IF<sub>3</sub>
(I<sub>3</sub>) 104: ADD
                                                    ID<sub>3</sub> nop nop nop
      108:
                                                            hop nop nop nop
     304: ADD
                                                                  ID5 EX5 MA5 WB5
                             time
                                                                   t5
                             t0
                                                    t3
                                                           t4
                                                                          t6
                                                                                t7
                      IF
                             T<sub>1</sub>
                                     I_2
                                            \mathbf{I}_3
                                                    I_4
                                                           I5
                      ID
                                                           nop I5
                                             I_2
                                                    \mathbf{I}_3
 Resource
                      EX
                                                    I_2
                                                           nop nop I5
 Usage
                      MA
                                                            I_2
                                                                   nop nop I5
                      WB
                                                            I_1
                                                                   I_2
                                                                          nop nop I<sub>5</sub>
```

Branches: Taken/Not Taken and Target

Instruction Taken known? Target known?

After Inst. Decode After Inst. Decode

BEQZ/BNEZ After Inst. Execute After Inst. Execute

what action should be taken in the decode stage? Can we add an ALU in the decode stage?

Computer Architecture

What else can be done? Compiler?

Delayed branch: Define branch to take place AFTER a following instruction(used to be in early RISC processors)

branch instruction sequential successor₁ sequential successor₂

.


sequential successor_n

Branch delay of length

branch target if takenputer Architecture

Scheduling Branch Delay Slots


A. From before branch



A is the best choice, fills delay slot & reduces instruction count (IC)

Computer Architecture


Scheduling Branch Delay Slots



A is the best choice, fills delay slot & reduces instruction count (IC)

Computer Architecture

Scheduling Branch Delay Slots



A is the best choice

Word of Caution!

Do not put a branch in the branch delay slot 😊

Stalls and Performance

For a program with N instructions and S stall cycles,

Average CPI = N

N

Stalls and Performance

For a program with N instructions and S stall cycles,

Average CPI = N+S

N

New Pipeline Speedup

Pipeline Speedup = Pipeline Depth

1+pipeline stalls because of branches

Pipeline stalls (branches) = Branch frequency X penalty

Data Hazards

Bypassing/forwarding


Stalls (NOPs) – if no scope for bypassing


Control hazards

Speculate, PC=PC+4, kill the wrong path

Delayed branch with the help of branch delay slots, new pipeline speedup

Summary








A quick recap


What if PC=PC+4? Not TRUE


Flush/kill all the instructions in the wrong path.














Branch Predictor: A bit deeper

Three tasks

- 1. Is the PC a branch/jump? YES/NO
- 2. If Yes, can we predict the direction? Taken or not-taken
- 3. If taken, can we predict the target address?

Let's see



Let's see Direction predictor taken? PC + 4 Next Fetch Address Program Counter Address of the current branch

Let's see Direction predictor taken? PC + 4 Next Fetch Address Program hit? Counter Address of the current branch target address

Repository of Target Addresses (BTB: Branch Target Buffer)

Static (compiler) Direction Prediction Techniques
Always not-taken: Simple to implement: no need for BTB,
no direction prediction
Low accuracy: ~30-40%

Always taken: No direction prediction, we need BTB though Better accuracy: ~60-70%


Backward branches (i.e., loop branches) are usually taken


Dynamic Predictors

Microarchitectural way of predicting it.


Simple one: Last time predictor

Last-time predictor





Last-time predictor



Implementation


K bits of branch instruction address



Implementation

Branch history K bits of branch table of 2^K entries, instruction address 1 bit per entry Index

Implementation



Performance of Last-time predictor TTTTTTTTTNNNNNNNNNNNN - 90% accuracy

Always mispredicts the last iteration and the first iteration of a loop branch

Accuracy for a loop with N iterations = (N-2)/N

- + Loop branches for loops with large number of iterations
- Loop branches for loops will small number of iterations

Performance contd.

TNTNTNTNTNTNTNTNTN → 0% accuracy

20% of all instructions are branches, 85% accuracy Last-time predictor CPI =

$$[1 + (0.20*0.15)*2] =$$

1.06 (minimum two stalls to resolve a branch)