




# CS230: Digital Logic Design and Computer Architecture

Lecture 21: Multicore-Caches

https://www.cse.iitb.ac.in/~biswa/courses/CS230/autumn23/main.html

# IP-stride prefetcher




### Metrics of interest

Accuracy

Coverage

**Timeliness** 


### Memory Mountain




Think about it, before you write your program

**Computer Architecture** 

### Does programming languages matter?




# Seriously?




**Computer Architecture** 

### What?




**Computer Architecture** 

### Insane



**Computer Architecture** 


### Still?



**Computer Architecture** 



### Ohhhhh!!



Computer Architecture

```
mirror_object
              ron object to mirror
           peration == "MIRROR_X":
          irror_mod.use_x = True
         irror_mod.use_y = False
irror_mod.use_z = False
           _operation == "MIRROR_Y"
          lrror_mod.use_x = False
          irror_mod.use_y = True
           lrror_mod.use_z = False
            operation == "MIRROR_Z"#
            rror_mod.use_x = False
Can Completers/programmers
            mtext.scan.Xj co. a it locality?

"Selected" Xt (podi it locality?
            bpy.context.selected_ob
            hta.objects[one.name].se
            int("please select exaction
              OPERATOR CLASSES ----
            types.Operator):
            X mirror to the selected
           ject.mirror_mirror_x"
```

### Matrix Multiplication: 101


```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
       sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
}</pre>
```

$$4 \times 3 + 2 \times 2 + 7 \times 5 = 51$$

4	2	7	×	3	0	1	_	51	
1	8	2		2	4	5			
6	0	1		5	9	1			

### Miss Rate analysis

- Assume:
  - Block size = 32B (big enough for four doubles)
  - Matrix dimension (N) is very large
    - Approximate 1/N as 0.0
  - Cache is not even big enough to hold multiple rows
- Analysis Method:
  - Look at access pattern of inner loop



### Effect of Cache Layout

#### C arrays allocated in rowmajor order

each row in contiguous memory locations

### Stepping through columns in one row:

- for (i = 0; i < N; i++)</li>sum += a[0][i];
- accesses successive elements
- if block size (B) > sizeof(a<sub>ij</sub>) bytes, exploit spatial locality
  - miss rate = sizeof(a<sub>ij</sub>) / B

### Stepping through rows in one column:


- for (i = 0; i < N; i++)</li>sum += a[i][0];
- accesses distant elements
- no spatial locality!
  - miss rate = 1 (i.e. 100%)

Computer Architecture 15

### Effect of loop order (ijk)

```
ijk<u>*/</u>
for (i=0; i<n; i++) {
  for (j=0; j< n; j++) {
    sum = 0.0;
    for (k=0; k< n; k++)
      sum += a[i][k] *
b[k][j];
    c[i][j] = sum;
```

#### Inner loop:




#### Miss rate for inner loop iterations:

<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0

# Effect of loops (kij)

```
kij */
for (k=0; k< n; k++) {
  for (i=0; i< n; i++) {
    r = a[i][k];
    for (j=0; j< n; j++)
      c[i][j] += r * b[k][j];
```



Row-wise Row-wise


#### Miss rate for inner loop iterations:

Fixed

# Effect of loops (jki)

```
/* jki */
for (j=0; j< n; j++) {
  for (k=0; k< n; k++) {
    r = b[k][j];
    for (i=0; i< n; i++)
      c[i][j] += a[i][k] * r;
```


Computer Architecture



#### Miss rate for inner loop iterations:

<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0

### Effect of loops



- Miss rate better predictor or performance than number of mem. accesses!
- For large N, kij and ikj performance almost constant.
   Due to hardware prefetching, able to recognize stride-1 patterns.

### Few Linux commands of interest


### perf:

https://perf.wiki.kernel.org/index.php/Tutorial#Countin
g with perf stat


dmidecode

/proc/cpuinfo


### Multicore




### Caches: Private/Shared




# Application behavior






# Inclusive Cache Hierarchy



# Non-inclusive (many commercial machines)



# Exclusive hierarchy

