



Pipelining

- Overall speed is as good as the speed of the slowest unit
- Non-uniformity is bad and exceptions are bad.

Pipeline Timing Diagram



Pipelining in ~~Abstract~~ Diagram (altern)



Speedup :- $\frac{\text{Time without pipelining}}{\text{Time with pipelining}}$

as N (No. of instructions) $\rightarrow \infty$ Speedup $\rightarrow \frac{\text{Total time for an instruction}}{\text{Time for the longest stage}}$

Ideal Speedup (All steps take equal time t)

for N units (instructions),

Speedup = $\frac{N \times (Kt)}{Kt + (N-1)t}$ no. of steps in pipeline

i.e. $\lim_{N \rightarrow \infty} \text{speedup} = K$

$= \frac{NK}{N+K-1}$

↳ ideal speedup

- ↳ all stages must be of equal time
- ↳ Enough hardware
- ↳ Large units (instructions)

Latency:- Time taken for a single instruction to execute

Throughput:- Rate at which instructions complete

Pipelining in MIPS

Stage 1:- Instruction fetch, $PC += 4$ (all inst's) [IF]

Stage 2:- Instruction decode, [Reg read, Branch tgt computation] (all inst's) [ID]

Stage 3:- Execute, { ALU operation (reg-reg)
Memory address computation (lw, sw)
Branch condition computation (beq) } [EX]

Stage 4:- Memory, [Memory access (lw, sw)] [MEM]

Stage 5:- Write Back, [Reg write back (reg-reg)
Reg write back (lw)] [WB]

Hazards in a pipeline


- Structural Hazard
- Data Hazard
- Control Hazard

Structural Hazard - Insufficient hardware

Eg: In stage 2 and 3 separate hardware required for $PC += 4$, branch tgt computation

↳ Can be solved using Stalling

Eg: Only 1 memory for instructions and data



Throughput decreases


- CPI in ideal pipeline is 1

- CPI in pipeline with stalls = $1 + f_{stall}$

Structural Hazard in Register file

Stage 2 -> Read and stage 5 -> Write

This is fixed by writing on rising edge (first half) and reading on falling edge (second half)



Latches used to transfer data between stages.


Data Hazards

Eg.
 add \$t1 \$t2 \$t3
 add \$t4 \$t1 \$t5

written in cycle 5 (WB)

start ID
 used in cycle (1+2)
 read
 old value used

- Stalling can solve
- But, can be improved by doing the reads after writes




Data forwarding

Eg.
 add R1, R2, R3
 sub R4, R1, R5
 and R6, R1, R7
 or R8, R1, R9

Data forwarding

add R1, R2, R3
 sub R4, R1, R5
 and R6, R1, R7




At 4, data of R1 is forwarded to ALU from EX/MEM Latch

At 5, data of R1 is forwarded to ALU from MEM-WB Latch

data of R4 is forwarded to ALU from Ex-MEM Latch


Data forwarding to MEM stage



What if

SW L(R1), R2
↳ needed in ALU → requires 1 stall?


Data forwarding to MEM stage (again) → Post WB latch




Data Hazards Classification

→ Read after Write (RAW): data forwarding used

→ Write after Write (WAW): when writes happen in diff stages (Not in MIPS)



→ Write after Read (RAW) (Not in MIPS)



if one more ∴ wrong R2 value is read by SW

Data forwarding can't always solve data hazard → stalling required

Eg:-
LW R1, 0(R2)
add R4, R1, R3

Code Scheduling { a=b+c
d=e+f }

LW R1, b
LW R2, c
add R4, R1, R2
SW a, R4
LW R10, e
LW R11, f
add R12, R10, R11
SW d, R12

↳ stall
→ naive compiler

↳ stall

LW R1, b
LW R2, c
LW R10, e
LW R11, f
add R4, R1, R2
SW a, R4
add R12, R10, R11
SW d, R12

↳ clever compiler
no stalls

Control Hazards

Eg:-
 add R1, R2, R3
 beq R4, R5, LBL
 sub R6, R7, R8
 lw R6, 0(R7) (need not be executed)

Stalling fixes (2 cycles are stalled)

↳ bad efficiency

→ Techniques to reduce branch penalty

↳ 2-stage branch completion

- Extra comparator in stage-2 [For branch condition]

↳ Needs to be completed in half cycle [since regs are read in second half]

↳ Can cause data hazards [forward to ID stage]

↳ Can cause additional stall for beq

add	R1, R2, R3	IF	ID	EX	MEM	WB
beq	R4, R5, LBL		IF	ID	EX	MEM WB
sub	R6, R7, R8			IF	ID	EX MEM WB

~~Stall CP~~ Stall for beq due to 2-stage

add	R1, R2, R3	IF	ID	EX	MEM	WB
beq	R1, R7, LBL	IF	<div style="border: 1px solid black; width: 20px; height: 20px; display: flex; align-items: center; justify-content: center;">/</div>	ID	EX	MEM WB

R1 data needs to be forwarded

↳ Assume branch not taken

control is run assuming branch is not taken,
 if branch is taken, the instruction is cancelled out

add	r1 r2 r3	IF	ID	EX	MEM	WB	→ PC is adjusted here in first half
beq	r4 r5 LBL		IF	ID	EX	MEM WB	

Sub	r6 r7 r8			IF	ID	EX	MEM	WB
lw	r6 0(r7)				IF	ID	EX	MEM WB

IF branch taken, needs to be cancelled out

Read here in second half

Techniques to reduce control hazards

Branch Prediction

Predicting if branch taken or not taken, based on previous whether branch was taken last time

→ Single bit predictor and 2-bit predictor [remembers 2 instances]

Delayed branches

↳ Instruction after branch will be executed, even if branch is taken

in branch-delay slot → filled by compiler

Eg: add R1 R2 R3
beq R4 R5 LBL
Sub R6 R7 R8

Filling the Branch delay-slot

From before branch
and r1, r2, r3

Sll r5, r4, 2
or r2, r3, r4
beq r2, r10, LBL

From branch fall through

and r1, r2, r3
or r2, r3, r4
beq r2, r10, LBL

addi r5, r2, 4
Sub r6, r2, r7

LBL:
addi r2, r5, 4
add r6, r5, r2

From branch target

and r1, r2, r3
or r2, r3, r4
beq r2, r10, LBL

addi r5, r2, 4
Sub r6, r2, r5

LBL:
addi r2, r5, 4
add r6, r5, r7

→ If there is no instruction fill in delay slot → fill nop

Pipeline Control

Single cycle control lines

ALUSrc, ALUOp4 → EX

MemRd, MemWr → MEM

RegWr, RegDst, Mem2Reg → WB

branch → EX

The required control lines are carried forward by latches
ie. tot. by ID-EX latch and less by MEM-WB latch
(all ctrl lines) (only MEM-WB ctrl lines)

Control unit in latch is combinational

→ Single cycle control → combinational circuit

→ Multi cycle control → State machine

→ Pipeline control → micro-code (Turing machine)

↳ code executed by a simpler processor within main processor (to generate control lines)

Pipeline Control for Data forward to Ex

Data producing instⁿ



Add r1, r2, r3

Sub r4, r1, r5

and r6, r1, r2

or r8, r1, r9

Dependent instⁿ



Logic for FwDA and FwDB takes place in ID stage, but forwarding is in Ex stage

PseudoCode (for FwDA/FwDB)

// Case 1: no forwarding

FwdA = 00

// Case 2: fwd from K-2

if ((IF/ID) $\{R_s\}$ == ID/EX $\{R_d\}$) && (ID/EX $\{RegWr\}$ == 1) && (ID/EX $\{MemRd\}$ == 0) :

FwdA/FwdB = 01

// Case 3: fwd from K-1

if ((IF/ID) $\{R_s\}$ == EX/MEM $\{R_d\}$) && () && () :


(FwdA/FwdB) = 10

Order of cases is imp, because of exceptions

add r1, r2, r3
sub r1, r4, r5
slt r6, r1, r0

Forwarding to Mem:

	CC1	CC2	CC3	CC4	CC5
OR	R1, R4, R5	MEM	WB		
SLI	R1, R2, 3	EX	MEM	WB	
add	R1, R2, R3	ID	EX	MEM	WB
SW	R1, 4(R20)	IF	ID	EX	MEM WB



// Case 1: no forwarding

FwdMem = 00

// Case 2: forwarding from k-2

if ((IF/ID.Rt == EX/MEM.Rd) && (EX/MEM.RegWr == 1) &&
 (EX/MEM.MemRd == R) && (CtlUnit.MemWr == 1))
 FwdMem = 01

if ((IF/ID.Rt == ID/EX.Rd) && (ID/EX.RegWr == 1) &&
 (ID/EX.MemRd == R) && (CtlUnit.MemWr == 1))
 FwdMem = 10

Pipeline Control for Stalling

Only case :- Dependent reg-reg after lw


// Case 1 - dependent R5

if ((IF/ID.R5 == ID/EX.Rt) && (ID/EX.MemRd == 1))
 Stall

// Case 2 - dependent R1

if ((IF/ID.Rt == ID/EX.Rt) && (ID/EX.MemRd == 1))
 Stall

Stall



3. To perform a stall,

when ID of add is run, the ctrl signals are all set to 0, performing nop (especially MemWr, MemRd, RegRdWr) and PC must not be changed (since IF stage should repeat) and disable writing of IF/ID latch (why??)

PCW₁ = 0
IF/ID.W₁ = 0
ID/EX latch = 0


Stalling Logic for Control Hazard (3-stage branch condition)

if (CtrlUnit.branch == 1)
IF/ID latch = 0 // 1st nop follows branch

if (ID/EX.branch == 1)
IF/ID latch = 0 // 2nd nop follows branch

Here nop follows branch, whereas previously nop is run and next instⁿ is run

Exceptions in Pipelines



This pipeline should be flushed and sel needs to be exec

not flush MEM/WB latch

PC value of exception → stored in EPC [PC-8 in this case, if sw PC not overwritten]

Cause register → approp value is loaded

PC = 0x8000 0180 → exception handler

Exceptions

1) Multiple exceptions → first exception needs to be considered

2) Out-of-order completion
roll back req^d

3) Partially Changed Machine State → string copy in intel

halfway error (due to other instⁿ)

