



CS230: Digital Logic Design and Computer Architecture


Lecture 4: Sequential Circuits

https://www.cse.iitb.ac.in/~biswa/courses/CS230/autumn23/main.html




Phones (smart/non-smart) on silence plz, Thanks

- Sequential Circuit
 Combinational circuit output depends only on current input
- We want circuits that produce output depending on current and past input values – circuits with memory
- How can we design a circuit that stores information?



The base for any storage




If Q is zero then Q complement is 1. Note that the circuit has no inputs \odot




The Clock as some need it

Clock signals are usually periodic.



- Duty cycle = ON Time / Clock Period
- Frequency = 1/Time Period
 - Units are in Hz

Clock is driven by the slowest combinational circuit/path. Clock is responsible for triggering a state change



Clock and Storage Elements



Storage elements are affected only at the arrival of a clock pulse.



Storage elements are usually called as a latch/flip-flop.



They maintain a binary state until directed by a clock pulse.




S-R Latch


- Cross-coupled NOR/NAND gates
 - Data is stored at Q (inverse at Q')
 - S and R are control inputs
 - S = Set, Q=1 -> S=1, Q=0; S=0
 - R = Reset

S-R Latch

Three inputs: Set, Reset, and a proxy clock Circuit works only when the proxy clock is ON


S=Set R=Reset





Contd.


Given the current state and inputs to a latch, what is the next state. Typically, symbols Q, Q_{n-1} , Q^t , etc. are used to denote the current state, and correspondingly, Q^* , Q_n , Q^{t+1} , etc. denote the next state.




S	R	Q*
0	0	Q
0	1	0
1	0	1
1	1	Undefined (0 0)

NAND gates

- Cross-coupled NAND gates
 - Data is stored at Q (inverse at Q')
 - S and R are control inputs
 - In quiescent (idle) state, both S and R are held at 1
 - S (set): drive S to 0 (keeping R at 1) to change Q to 1
 - R (reset): drive R to 0 (keeping S at 1) to change Q to 0
- S and R should never both be 0 at the same time



Inp	out	Output
R	S	Q
1	1	Q _{prev}
1	0	1
0	1	0
0	0	Forbidde
		n




Inp	out	Output
R	S	Q
1	1	Q _{prev}
1	0	1
0	1	0
0	0	Forbidde
		n

- 1. If **R=S=0**, **Q** and **Q'** will both settle to 1, which **breaks** our invariant that **Q** = !**Q'**
- 2. If **S** and **R** transition back to 1 at the same time, **Q** and **Q'** begin to oscillate between 1 and 0 because their final values depend on each other (metastability)
 - This eventually settles depending on variation in the circuits

Gated D-latch

- How do we guarantee correct operation of an S-R Latch?
 - Add two more NAND gates!



Inp	out	Output
WE	D	Q
0	0	Q_{prev}
0	1	Q_{prev}
1	0	0
1	1	1

- Q takes the value of D, when write enable (WE) is set to 1
- **S** and **R** can never be 0 at the same time!




Why are latches not preferred? Coffee points++

The inputs should not change while the gate signal is asserted (otherwise there are multiple state changes which can lead to problems in a circuit).

One Solution


 What if we change our states only on clock edge and call me edge-triggered

Edge Triggering Master-slave D Flip-flop with two latches



At a given time, only one latch is alive (either master or slave)

Level/Edge Triggered




Computer Architecture 17

Summary



Gates are building blocks of combinational circuits



Latches are

sequential circuits



Latches are built from gates




Flip-flops are built from latches

Register

How can we use D latches to store **more** data?

- Use more D latches!
- A single WE signal for all latches for simultaneous writes




Here we have a **register**, or a structure that stores more than one bit and can be read from and written to

This **register** holds 4 bits, and its data is referenced as Q[3:0]

Register


How can we use D latches to store **more** data?

- Use more D latches!
- A single WE signal for all latches for simultaneous writes



Here we have a **register**, or a structure that stores more than one bit and can be read from and written to


This **register** holds 4 bits, and its data is referenced as Q[3:0]




Coffee Credits

• Shreyas: +1

An Example (Let's try it)



Computer Architecture 23




Present state		Input	Next state		Output
A	В	x	A	В	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

$$A(t+1) = Ax + Bx$$
, $B(t+1) = A^x$, $y = Ax + Bx$

State Diagram

x/y where x is input and y is output after the transition



Computer Architecture 25



Try it for a binary counter ©

Lab-1

Textbook Reading

H&H, 3.2 and 3.4