



CS230: Digital Logic Design and Computer Architecture

Lecture 13: Data/Control Hazards

https://www.cse.iitb.ac.in/~biswa/courses/CS230/autumn23/main.html

The ideal world

- Uniform Sub-operations
 - —Operation (op) can be partitioned into uniform-latency subops

- Repetition of Identical Operations
 - -Same ops performed on many different inputs

- Independent Operations
 - -All ops are mutually independent Computer Architecture

The real world

- Uniform Sub-operations NO
 - -Operation can be partitioned into uniform-latency sub-ops

- Repetition of Identical Operations NO
 - -Same ops performed on many different inputs

- Independent Operations NO
 - -All ops are mutually independent




Structural/Data/Control Hazards

What is a hazard? Anything that prevents an instruction to move ahead in the pipeline.


Structural: Resource conflicts, two instructions want to access the same structure on the same clock cycle.

Computer Architecture

An Example with unified (single) memory



What about registers?



Can read/write the register file (same register) in same clock cycle © but.. Real picture is different

Remember: Edge-

Structural hazards are highly infrequetniggered

Data Hazards





INSTRUCTION DEPENDS ON THE RESULT (DATA) OF PREVIOUS INSTRUCTION(S).

HAZARDS HAPPEN BECAUSE OF DATA DEPENDENCES.

Data dependences (hazards)

```
add R1, R2, R3
sub R2, R4, R1
or R1, R6, R3
```

read-after-write
(RAW)
True dependence


Data dependences (hazards)

```
add R1, R2, R3
                 add R1, R2, R3
sub R2, R4, R1
                 sub R2, R4, R1
    R1, R6, R3
                     R1, R6, R3
```

read-after-write (RAW)

write-after-read (WAR) True dependence anti dependence

Data dependences (hazards)



Data Hazards

<u>Read-After-Write</u> (<u>RAW</u>)

Read must wait until earlier write finishes

Anti-Dependence (WAR)

- Write must wait until earlier read finishes
- Output Dependence (WAW)
 - Earlier write can't overwrite later write
 (WAW hazard: not possible with vanilla 5-stage pipeline)

Data Hazards (Examples)

Time (clock cycles)

```
add r1,r2,r3
                           Ifetch
n
S
t
     sub r4,r1,r3
     and r6,r1,r7
0
                                                      Reg
         r8,r1,r9
d
е
     xor r10,r1,r11
                              Computer Architecture
```

Control Hazards

Hazards that arise from branch/jump instructions and any instructions that change the PC.

An Example

10: beq r1,r3,36


14: and r2,r3,r5 ⊗

18: or r6,r1,r7 ⊗

22: add r8,r1,r9 ⊗

50: xor r10,r1,r11

What do you do with the 3 instructions in between? How do you do it?



What happens on a hazard?




Instruction cannot move forward Instruction must wait to get the hazard resolved.


The pipeline must stall (3)
It is like air bubbles in pipelines

Stall/Bubble

Time (clock cycles) De-assert all control signals



How to implement a stall?




Don't fetch a new instruction and don't change the

insert a nop (compile fute auch hitecture

An example of an NOP


sll \$0 \$0 (in MIPS)

Simple Example (no bubbles)



Computer Architecture

Simple Example (2 bubbles)



Computer Architecture

Control Hazard and NOPs

```
time
                                             t3 t4 t5 t6 t7
                          t0
                                       t2
                                t1
(I_1) 096: ADD
                                ID<sub>1</sub> EX<sub>1</sub> MA<sub>1</sub> WB<sub>1</sub>
(I_2) 100: J 200
                                IF<sub>2</sub> ID<sub>2</sub> EX<sub>2</sub> MA<sub>2</sub> WB<sub>2</sub>
                                       IF<sub>3</sub> nop nop nop
(I_3) 104: ADD
(I<sub>4</sub>) 304: ADD
                                              IF<sub>4</sub> ID<sub>4</sub> EX<sub>4</sub> MA<sub>4</sub> WB<sub>4</sub>
                          time
                                       t2 t3 t4 t5 t6 t7 ....
                                t1
                   IF
                                I_2
                                    I_3
                   ID
                                       I_2
                                           Resource
                   EX
                                             I_2 nop I_4 I_5
Usage
                                                    I_2 nop I_4
                   MA
                   WB
                                                           I_2
                                                                 nop I_4
                                                             nop ⇒ pipeline bubble
```

What happens to the speedup?

Ideal CPI=1, assume stages are perfectly balanced

Data Hazard Detector and stalls

Execute to decode:

EX/MEM.RegisterRd = ID/EX.RegisterRs

EX/MEM.RegisterRd = ID/EX.RegisterRt

Memory to decode:

MEM/WB.RegisterRd = ID/EX.RegisterRs


MEM/WB.RegisterRd = ID/EX.RegisterRt

what about instructions that do not write into the registers?

Bypassing


Route data as soon as possible after it is calculated to the earlier pipeline stage

Bypassing/forwarding: Updated Datapath



How does it help?

Time (clock cycles)



Does it help always?

Time (clock cycles)

r1, 0 (r2)n 5 sub r4, r1, r6 0 and r6, r1, r7DMem r8, r1, r9 Computer Architecture