- overall speed is as good as the speed of the slowest unit - Non-uniformity is bad a and exceptions are bad. Pipeline Timing Diagram Pipelining in Abettetet Diagram (Alterna Instructions Pipe Speedup: Time without pipelining

Time with pipelining as N(No. of instructions) -100 Speedup - Total time for an instruction Time for the longest eyek ste Ideal Speedup (All steps take equal time +) for N units (instructions),

Speedup = Nx (Kt)

i-e It speedup = Nx (Kt)


N+K-1

All stages must be of early all stages must be of equal time - Large units (instruction) datency: Time taken for a single instruction to execute Throughput: Rate at which instructions complete

Spelining in MIPS Stagel: Instruction fetch, PC+=4 (all inst's) for [IF] Stage 2: Instruction decode, [ Reg read, Branch tot computation (all inst's) Stage 3: Execute, [ALU operation (reg-reg)

Memory address computation (lw,sw)

Branch condition computation (beg) [EX] Stage 4: Memory Memory access (lw, sw) [MEM] Stage 5: Write Back | Reg write back (lw) 13 [WB] Hazards in a pipeline H Structural Hazard Data Hazard Control Hazard Structural Hazard - Insufficient hardware Eg: In stage 21 and 2-1 seperate hardware required for PC+=4, branch tot 4 Can be solved using Stalling 5: Only 1 memory for instructions and date Sey LW IF ID EX MEN 108 IC ID EX MEM WB AIT ID EX WEN MB Throughput decreases 3stalls (since HEM and IF use same hardware) -1 CPI in icleal pipeline is 1 -1 CPI in pipeline with stalls = 1+ Fstalls Structural Hazard in Register file Stage 2-1 Read and Stage 5-1 Write This is fixed by writing on rising edge (first ha) x) reading on falling edge (second half)



Data forwarding to MEM stage ADD 25, R2, 23 IM - 1 - 1 - 1 - 1 - 1 - 1 LW R1,0(R4) SW 4(R6), R1 What if > SW 4(RI), R2 4 needed in ALU-) requires 1 stall? Data forwarding to MEM stage (again) - 1 Post WB latch IM-12-17-18-18-18-18-18-18-18 R5, 0(R4) SW 4(06), R1 Data Hazards Classification - Read after Write (RAW): data forwarding used - Write after Write (WAW) :- When writes happen in sliff stages [Not in MCPS] IN RI O(R2) IF ID EX MEMI MEM2 NB ADD RII RI IF EX WB TD ADD RI R3 R4 -) Write after Read Crove) [Not in MIPS] De is read here (in second Sw DI, O(P2) IF ID EX MEMI MEML If DO EX add R2, R4, R3 Re is written here lin first one more: wrong 22 value is used read by sw Data forwarding can't always solve clata hazard -> stalling require of LL RI D(RY) E9:add 24 , 21, 23 Code Scheduling of a=b+c do MID TI, b lin 100 YZ1 € Uclower compiler 4 stall 421 C € 110, € Lsw In coive compiler ruiri, 42 no stalls HIIY WI add airy add 14, 11, 12 110, C Sw ally M11 1 4 stall add 712, 710,71) add 112, 710,711 8w d, 112 di 112 1 sw

```
Control Hazards
         add RI, R2, R3
         beg R4, R5, LBL
         sub R6, R7, R8
        ( Lw R6 O(R7) (need not be executed
  Stalling fixes (2 cycles are stalled)
       4) bad efficiency
- Techniques to reduce branch penalty
      -) 2-Stage branch completion
        - Entra comparator in stage-2 [For Irranch condition]
           Weeds to be completed in half-cycle [since regs are read in second half)
           H can cause data hazards [forward to ID stage)
                         ID EX MEM WB
      add " RI, RZ, RZ
                  1F
                                        MEM WB
                            ID EX
                                  IF ID EX MEM WB
          RYIR5, LBL
                          IF
      Sub RE, R7, R8
                              111
              Stall for beg due to 2-stage
               add RI, RZIRZ IF ID EX [ MEM WB
               beg RI, RT, LBL
                                     IF
                                             RI data needs to be forwarded
    Assume branch not taken
    ontrol is run assuming branch is not taken,
        if branch is taken, the instruction is cancelled out
                                                  a pc is adjusted here
                                                         in first half
                                     MEM WR
                       IF
                                EX
     add y rz rz
                            ID
                                     EX MEM WB
     beg ry rs LBL
                            IF
                                 ID
                                          EX MEM WB
          Y6 Y1 Y8
      Sub
                                      ID
                                 IF
      Lw 76 0(x1)
                                           ID EX MEM WB
 If branch taken inceds to be
                                       Read here in
                                             second half
```

Lechniques to reduce control hazards - Branch Prediction Predicting if branch taken on not taken, based on previous whether branch was taken last time - Single bit predictor and 2-bit predictor [ remembers 2 instances ) + Delayed branches 4 Instruction after branch will be executed, even if branch is taken in branch-delay slot a filled by compiler Egr. add RI R2 R3 beg R4 R5 LBL SUB RG RI R8 Filling the Branch delay-slot and Mirz, 73 From branch fall through From branch target SU 15, 14, 2 and 11, 12, 13 and 11, 12, 13 07 12, 13, 74 Y2, Y3, Y4 or 72, 13, rg beg, 12, 110, LBL Y2 rlo, Lb1 beg 12, 110, 161 addi 15, 12, 10 addi 75, 72, 4 946 r6, r2, y7-54b r6, r2, r5 LBi: addi 12, 75, 4 LBL: add 76, 75, 72 addi R7, 75, 4 - I If there is no instruction fill in delay slot - fill nop add Y6, Y5, Y7 Pipeline Control Single cycle control lines ALUSTY, ALUJOY - EX Memlo, Mem Way MEM Region, Reg Ds+ Memaleg - NuB branth JE The required control lines are carried forward by latches ine lot in by EED-Ex latch and less by MEM-WB lates (all cfr) lines) etas lines)

Control unil in latch is combinatorial	
Single cycle control - I combinational circuit  I Multi cycle control - I State machine  I Pipetine control - Micro-code (Turing machine)  Leocle executed by a simpler processor within main process  (to generate control lines)	Of
Ripeline Control for Data Jorward to Ex  Data producing institution  and Y1, Y2, Y3  The production form Mr.  Sub Y4, Y1, Y5, Data from Mr.  The Ex-Mem-Latch  The Ex-Mem-Latch  The Data from 78-3  Fuda VID-Ex latch  TDIEX  Memiliab 00  TDIEX  TDIEX  Memiliab 00  TDIEX  TDIEX	70
Logic for FwDA and FwDB takes place in ID stage, but FwDny is in Ex stage  PseudoCode (For FwDA FwDB)  11 Case 1: no fwdny  FwdA:00  11 Case 2: fwd from k-2  if ((IF/ID (es [22] ID   Ex. Rd) L& (ID   Ey. leg   br ==1) L& (ID   Ex. MemRd ==0)):  FwdA Fwd from k-1  if ((IFIID (R)   Rd) = 10  [Fwd Areas   Fwd from k-1  if ((IFIID (R)   Rd) = 10  Order of cases is improcesses of orcepture	
order of cases is  add 71, 72, 73  sub 71, 74, 75  sub 71, 76, 71, 70	

```
Forwarding to Mem:
                          cc2 cc3 cc4 cc5
                    CCI
     PH R4, R5
                   A FM
                           WB
SLI
     e1, e2, 3
                           MEH
                                wB .
add R1, R2, R3
                    ID
                                MEM 11 WB
                           Eso
SU
    (RI) 4(RZO)
                  TF
                                EX JUMEN WB
                          ID.
        EXINEM
           132)
                 00
              201
                         Postuding from leg-leg
 11 Case 1: no finding
                                    From lw - ) Rd become Rt
 Fid Mem =00
U Case 2: Funding from K-2
OF ( IHID Rt == Ex INEM Rd) & (EX/ MEM Reg LY == 1) LC
      (EX/ Hem - Hemred = = P) && ( & Ctlunit-Mem Ur = = 1)
      FwdMem = 01
If (I FID. et == ID/Ex. Rd) &L (BODMERS) (Id/Ex. Men leg WY ==1)
       22 (ED) Ex. MemRd == 9 && (Ctlunt- Memwr == 1)
    Fwd Mem = 10
   Pipeline Control for Stalling
  Only case: Dependent reg-reg after lw
 11 Case 1 - dependent Rs
    if ( [IFIIO es==IDIEx-Rf) && (ID (Ex-Hem Rd==1))
             Stall
   [1 Care 2 - dependent let
    if ( CEFITO. R+== IDIEx-R+) LL (IDIEx. Hemld== 1)).
```

ENTINENT IF ID EX MEM WB MEMORY (not)

add 73 TITY

THE ID EX MEM WB

add 73 TITY

THE ID EX MEM WB

add 73 TITY

Stall

s. To perform a stall,
and an old is run, the are signed
nop (especially Hember, Hemped (since If stage should repert)
and pc must not be changed (since If stage should repect)
and pe must not be emagen a lotch (why??)
and outsained of the
PCW = 0
10 (Ex de Harard (3-stage branch condition)
Stalling Logic for Control Hazard (3-stage branch condition)
if (CtlUnit. Dranch = 11 st nop follows branch
if (ID (Se-branch = = 1)  If (ID latch = 0 1/2 Mrsp follow branch  TF (ID latch = 0 1/2 Mrsp follow branch  Here nop follows branch, whereas previously map is run and next inst <sup>n</sup> is run  Here nop follows branch, whereas previously map is run and next inst <sup>n</sup> is run  exciting in Pipe lines
Here nop follows branch, whereas press
SU 12, 12,3 IF ID EX MEM WB  WYY 4(15)  WEN HEM WE WB  WEN HEM WB  IF ID EX MEM WB
This pipeline should be flushed and self
not class explicit needs to be exec
sucception -) stored in EPC [PC-8 in this case, it sw to no
Course register + approp value is loaded  PC = 0x8000 0180 + exception handler
Exceptions
I me to the phon needs to consider to
Completed
3) Partially Changed Machine State -> String copy in inte) halfway error (due to other inst)