

1)

add3 \$r0, r1, r2

add3 r3, r4, r5

This solution is correct
-Bhaskar

∴ add3 r0, r1, r2

add3 r3, r4, r5

Jul-05

IF

ID

EX

MEM

WB

IF

ID

EX

MEM

WB

Structural Hazard
since same ALU

IF

ID

EX

MEM

WB

IF

ID

EX

MEM

WB

stall

2) Yes, due to add3, considering only the structural/stall caused by it, we get almost 1 structural stall due to add3, which matches with 2 instructions of (add, add) but the structural stall needn't occur always, add3 improves performance

This answer is correct
-Bhaskar

If we make the simplifying assumption that add3 is followed by an instruction using ALU, then perf with/without add3 will be the same - same amount of work completed in same number of cycles

3.

lw \$t0 4(\$sp)

sw \$t1 8(\$t0)

IF

ID

EX

MEM

WB

IF

ID

EX

3.

lw \$t0 4(\$sp)

sw \$t1 8(\$t0)

IF

ID

EX

MEM

WB

IF

ID

EX

MEM

WB

WB

This answer is correct
-Bhaskar

5. a) b) lw \$sp 0(\$sp)

lw \$t0 0(\$sp)

This ans is correct, except that usually we won't lw from memory to \$sp
-Bhaskar

lwo \$sp 0(\$sp)

lwo \$t0 \$sp

IF

ID

EX

MEM

WB

IF

ID

EX

MEM

WB

IF

ID

EX

MEM

WB

IF

ID

EX

MEM

WB

no stall

c)

Rt

lw

add

Mem

Mem

DM

Mem

Mem

Mem

This answer is correct
-Bhaskar

4) Forwarding to Ex-stage

1) ~~200~~ EX/MEM to EX

add $r1, r2, r3$
add $r5, r1, r4$

2) MEM/WB to EX

add $r1, r2, r3$

nop

add $r5, r1, r4$

Forwarding to Mem-Stage

3) MEM/WB to MEM

lw $st2, 0(st1)$

sw $st2, 0(st3)$ (with a stall)

4) Post WB to Mem

add $R1, R2, R3$
nop

sw $0(R6), R1$