CS305 Computer Architecture

Hardware Implementation of MIPS: Preliminaries

Bhaskaran Raman Room 406, KR Building Department of CSE, IIT Bombay

http://www.cse.iitb.ac.in/~br


Recall: Combinatorial vs Sequential Circuits

Combinatorial circuit Combinational circuit f(x)

Sequential circuit


State elements in put state output clock enable

Sequential + Combinational Circuit



Control Path, Data Path Analogy

Datapath



- platforms - rail lines Control Path/Signals - trains should not collide - no deallock

Control Path, Data Path in MIPS Implementation

Data path
- state dts
- combinational elfs
- interconnections

Control path

- when to write

- what to write

Summary

- Synchronous (clocked) sequential circuit, edgetriggered
- Increasing complexity:
 - Single-cycle implementation
 - Multi-cycle implementation
 - Pipelined implementation
- DRAW circuit diagrams to LEARN effectively
 - Not enough to look at drawings