

CS305

Computer Architecture

Hardware Implementation of MIPS: Preliminaries


Bhaskaran Raman
Room 406, KR Building
Department of CSE, IIT Bombay

<http://www.cse.iitb.ac.in/~br>

Recall: Combinatorial vs Sequential Circuits

Combinatorial circuit

Combinational circuit



Sequential circuit


State elements

asynchronous


Synchronous
clock

level-triggered

edge-triggered




Sequential + Combinational Circuit



$$C > d + s + h$$

Control Path, Data Path Analogy




Datapath

- platforms
- rail lines

Control path / signals

- trains should not collide
- no deadlock



Control Path, Data Path in MIPS Implementation

Data path

- state elts
- combinational elts
- interconnections

Control path

- when to write
- what to write

Summary

- Synchronous (clocked) sequential circuit, edge-triggered
- Increasing complexity:
 - Single-cycle implementation
 - Multi-cycle implementation
 - Pipelined implementation
- **DRAW** circuit diagrams to **LEARN** effectively
 - Not enough to look at drawings