

Q1)

$$\text{Speedup}(\text{def in question}) = \frac{\text{Time without Operand Forwarding}}{\text{Time with Operand Forwarding}}$$

**Without Operand Forwarding:**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
ADD	IF	ID	EX	MEM	WB																									
MUL		IF	ID			EX	EX	MEM	WB																					
ADD			IF			ID				EX	MEM	WB																		
MUL						IF				ID			EX	EX	MEM	WB														
ADD									IF			ID					EX	MEM	WB											
MUL												IF					ID			EX	EX	MEM	WB							
ADD																	IF			ID				EX	MEM	WB				
MUL																			IF				ID				EX	EX	MEM	WB

Time taken without Operand Forwarding = 30

**With Operand Forwarding:**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ADD	IF	ID	EX	MEM	WB											
MUL		IF	ID	EX	EX	MEM	WB									
ADD			IF	ID		EX	MEM	WB								
MUL				IF		ID	EX	EX	MEM	WB						
ADD						IF			EX	MEM	WB					
MUL							IF		ID	EX	EX	MEM	WB			
ADD									IF	ID		EX	MEM	WB		
MUL										IF		ID	EX	EX	MEM	WB

Time taken with Operand Forwarding = 16

---


$$\text{Speedup} = \frac{\text{Time without Operand Forwarding}}{\text{Time with Operand Forwarding}} = \frac{30}{16} = 1.875$$


---

Q2)

Given, total number of instructions (n) = 100

Number of stages (k) = 5

Since, if n instructions take c cycle, so (c-1) stalls will occur for these instructions.

Therefore, the number of clock cycles required = Total number of cycles required in general case + Extra cycles required (here, in PO stage),

$$\begin{aligned}
 &= (n + k - 1) + \text{Extra cycles} \\
 &= (100 + 5 - 1) + 40 \cdot (3-1) + 35 \cdot (2-1) + 25 \cdot (1-1) \\
 &= (100 + 4) + 40 \cdot 2 + 35 \cdot 1 + 25 \cdot 0 \\
 &= 104 + 115 \\
 &= 219 \text{ cycles}
 \end{aligned}$$


---

Q3)

After pipelining we have to adjust the stage delays such that no stage will be waiting for another to ensure smooth pipelining (continuous flow). Since we can not easily decrease the stage delay, we can increase all the stage delays to the maximum delay possible. So, here maximum delay is 10 ns. Buffer delay given is 1 ns. So, each stage takes 11 ns in total.

FI of I9 can start only after the EI of I4. So, the total execution time will be

$$15 \times 11 = 165$$

	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>	t <sub>11</sub>	t <sub>12</sub>	t <sub>13</sub>	t <sub>14</sub>	t <sub>15</sub>
I1	FI	DI	FO	EI	WO										
I2		FI	DI	FO	EI	WO									
I3			FI	DI	FO	EI	WO								
I4				FI	DI	FO	EI	WO							
					stall										
						stall									
							stall								
I9								FI	DI	FO	EI	WO			
I10									FI	DI	FO	EI	WO		
I11										FI	DI	FO	EI	WO	
I12											FI	DI	FO	EI	WO

Q4)

**Read After Write :**

1. ADD -> MUL (R5)
2. MUL -> SUB (R6)
3. SUB -> DIV (R5)
4. DIV -> STORE (R6)

**Write After Read :**

1. MUL -> SUB (R5)
2. DIV -> STORE (R6)

**Write After Write :**

1. ADD -> SUB (R5)
2. MUL -> DIV (R6)

## Q5)

Execution Time = No.of Instructions x Clocks per Instructions x Clock cycle time

$$Speedup = \frac{\text{Old system execution time}}{\text{New system execution time}}$$

When no.of Instructions and clock cycle time are same, then

$$Speedup = \frac{\text{Old system CPI}}{\text{New system CPI}}$$

Normal processor CPI = 1, without any pipeline hazards.

Given that, Program P has 30% branch instructions where each instruction will lead to 2 stall cycles.

$$\text{Processor X1 has NO BPU, therefore CPI} = 1 + \overbrace{(0.30 * 2)}^{\text{branch instructions penalty}} = 1.60$$

$$\text{Processor X2 has BPU, therefore CPI} = 1 + \overbrace{(0.30 * (\underbrace{0.80 * 0}_{\text{BPU correctly predicted}} + \underbrace{0.2 * 2}_{\text{BPU wrongly predicted}}))}_{\text{branch instructions penalty}} = 1.12$$

$$Speedup = \frac{1.60}{1.12} = 1.4285$$